

# 2 LINE BY 20 CHARACTER

Front View

Back Light

10 9 8 7 6 5 4 3 2 1


1. Gnd
2. Vcc
3. Vee
4. R/S
5. R/W
6. CE
7. DB-4
8. DB-5
9. DB-6
10. DB-7

### Initialization Sequence

| R/S | DB7 | DB6 | DB5 | DB4 | HEX | CE |
|-----|-----|-----|-----|-----|-----|----|
| 0   | 0   | 0   | 1   | 1   | 3   |    |
| 0   | 0   | 0   | 1   | 1   | 3   |    |
| 0   | 0   | 0   | 1   | 1   | 3   |    |
| 0   | 0   | 0   | 1   | 1   | 3   |    |
| 0   | 0   | 0   | 1   | 2   | 2   |    |
| 0   | 0   | 0   | 1   | 2   | 2   |    |
| 0   | 1   | 0   | 2   | 2   | 6   |    |
| 0   | 0   | 0   | 0   | 0   | 0   |    |
| 0   | 1   | 0   | 0   | 0   | 4   |    |
| 0   | 0   | 0   | 0   | 0   | 0   |    |
| 0   | 0   | 0   | 0   | 1   | 1   |    |
| 0   | 0   | 0   | 0   | 0   | 0   |    |
| 0   | 1   | 1   | 0   | 1   | D   |    |

Cursor on

All data must be written twice ... upper nibble 1st



- 01 Clears entire display & places cursor on line position 1
- 02H positions cursor at the start of line 2
- Other functions can be found in OPTREX data sheet \*

|                             |                        |
|-----------------------------|------------------------|
| Danny Morse DeVRY Institute |                        |
| File                        | Document Number        |
| Date                        | 06/25/2010 Page 2 of 2 |
| PEV A                       |                        |

16x2

~~ADDRESS~~

~~DATA~~

4A4

USING HD44780A00H

PINOUT

DB6 02 10 DB7  
DB4 0 0 DB5  
DB2 0 0 DB3  
DB0 0 0 DB1  
R/W 0 0 EN  
V<sub>KCD</sub> 0 0 RS (DATA/CMD)  
V<sub>CC</sub> 014 130 V<sub>SS</sub> (GND)

V<sub>LCD</sub> - LED DRIVE VOLTAGE

→ 0-5V

DO NOT EXCEED!


SET UP R/W, RS

Then PULSE EN  $\bar{L}$  FOR 1ms

# ALPHANUMERIC DOT MATRIX MODULES


## INITIALIZATION

For 8 bit data interfacing



\* NOTE : IN NORMAL OPERATION, SET S TO 0

For 4 bit data interfacing




## TIMING CHART

| Item                           | Symbol                          | Measuring Condition | Standard Value |      |      | Unit |
|--------------------------------|---------------------------------|---------------------|----------------|------|------|------|
|                                |                                 |                     | min.           | typ. | max. |      |
| Enable Cycle Time              | T <sub>CYCE</sub>               | Figs. 1, 2          | 1000           | —    | —    | nS   |
| Enable Pulse Width, High Level | PW <sub>EH</sub>                | Figs. 1, 2          | 450            | —    | —    | nS   |
| Enable Rise and Decay Time     | t <sub>r</sub> , t <sub>f</sub> | Figs. 1, 2          | —              | —    | 25   | nS   |
| Address Setup Time, RS, R/W—E  | t <sub>AS</sub>                 | Figs. 1, 2          | 140            | —    | —    | nS   |
| Data Delay Time                | t <sub>DDR</sub>                | Fig. 2              | —              | —    | 320  | nS   |
| Data Setup Time                | t <sub>DSW</sub>                | Fig. 1              | 195            | —    | —    | nS   |
| Data Hold Time                 | t <sub>H</sub>                  | Fig. 1              | 10             | —    | —    | nS   |
| Data Hold Time                 | t <sub>DHR</sub>                | Fig. 2              | 20             | —    | —    | nS   |
| Address Hold Time              | t <sub>AH</sub>                 | Figs. 1, 2          | 10             | —    | —    | nS   |


\* V<sub>CC</sub> = 5.0V ± 5%, T<sub>a</sub> = 25°C

### FIG. 1 WRITE OPERATION



(Write Data from MPU to MODULE)

### FIG. 2 READ OPERATION



(Reading Data from MODULE to MPU)

## PIN ASSIGNMENT

| Pin No. | Symbol          | Level    | Function                                                    |
|---------|-----------------|----------|-------------------------------------------------------------|
| 1       | V <sub>SS</sub> | —        | 0V (GND)                                                    |
| 2       | V <sub>CC</sub> | —        | + 5 V                                                       |
| 3       | V <sub>EE</sub> | —        | for Liquid Crystal Drive                                    |
| 4       | RS              | H/L      | Register H: Data Input<br>Select L: Instruction Input       |
| 5       | R/W             | H/L      | H: Data Read (Module → MPU)<br>L: Data Write (Module → MPU) |
| 6       | E               | H, H ← L | Enable Signal                                               |
| 7       | DB 4            | H/L      | Data Bus Line                                               |
| 8       | DB 5            | H/L      |                                                             |
| 9       | DB 6            | H/L      |                                                             |
| 10      | DB 7            | H/L      |                                                             |

■ In the data bus line, data transfer is performed two times by the 4-bit or one time by the 8-bit in order to interface with 4-bit or 8-bit MPU.

■ In case interface data length is 4-bit. The data is transferred by using only four buses of DB4~DB7 and the buses of DB0~DB3 are not used. The data transfer to MPU is completed by transferring the data of 4-bits twice. Transfer of upper four bits and low four bits is performed in sequence.

■ In case interface data length is 8-bit. Data transfer is performed by using eight buses of DB0~DB7.

# ALPHANUMERIC DOT MATRIX MODULES

## DISPLAY CHARACTER POSITION AND DD RAM ADDRESS (CONTINUE)

### 2x16 DMM, 1/16 MUX

N=1 : 2-LINE DISPLAY F=0 : 5X7 DOTS

|             |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |                    |
|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------------------|
|             | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | ← DISPLAY POSITION |
| FIRST LINE  | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | ← DD RAM ADDRESS   |
| SECOND LINE | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4F |                    |

WHEN THE DISPLAY SHIFT OPERATION IS PERFORMED, THE DD RAM ADDRESS MOVED AS FOLLOW :

AFTER THE LEFT SHIFT INSTRUCTION

|  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |                    |
|--|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------------------|
|  | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | ← DISPLAY POSITION |
|  | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | 10 | ← DD RAM ADDRESS   |
|  | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4F | 50 |                    |

AFTER THE RIGHT SHIFT INSTRUCTION

|  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |                    |
|--|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------------------|
|  | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | ← DISPLAY POSITION |
|  | 27 | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | ← DD RAM ADDRESS   |
|  | 67 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E |                    |

### 2x20 DMM, 1/16 MUX

N=1 : 2-LINE DISPLAY F=0 : 5X7 DOTS

|             |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |                    |
|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------------------|
|             | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | ← DISPLAY POSITION |
| FIRST LINE  | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | 10 | 11 | 12 | 13 | ← DD RAM ADDRESS   |
| SECOND LINE | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4F | 50 | 51 | 52 | 53 |                    |

### 2x24 DMM, 1/16 MUX

N=1 : 2-LINE DISPLAY F=0 : 5X7 DOTS

|             |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |                    |
|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------------------|
|             | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | ← DISPLAY POSITION |
| FIRST LINE  | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | ← DD RAM ADDRESS   |
| SECOND LINE | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4F | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | ← DD RAM ADDRESS   |

### 2x40 DMM, 1/16 MUX

N=1 : 2-LINE DISPLAY F=0 : 5X7 DOTS

|             |    |    |    |    |    |    |    |    |    |    |    |    |    |       |    |    |    |    |    |    |    |    |                    |
|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|----|----|----|----|----|----|----|----|--------------------|
|             | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 |       | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | ← DISPLAY POSITION |
| FIRST LINE  | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | ----- | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | ← DD RAM ADDRESS   |
| SECOND LINE | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | ----- | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | ← DD RAM ADDRESS   |

### 4x16 DMM, 1/16 MUX

N=1 : 2-LINE DISPLAY F=0 : 5X7 DOTS

|             |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |                    |
|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------------------|
|             | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | ← DISPLAY POSITION |
| FIRST LINE  | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | ← DD RAM ADDRESS   |
| SECOND LINE | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4F |                    |
| THIRD LINE  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1C | 1D | 1E | 1F |                    |
| FOURTH LINE | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 5A | 5B | 5C | 5D | 5E | 5F |                    |

### 4x40 DMM, 1/16 MUX

N=1 : 2-LINE DISPLAY F=0 : 5X7 DOTS

|             |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |                    |
|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------------------|
|             | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | ← DISPLAY POSITION |
| FIRST LINE  | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | 10 | 11 | 12 | 13 | ← DD RAM ADDRESS   |
| SECOND LINE | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4F | 50 | 51 | 52 | 53 |                    |
| THIRD LINE  | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1C | 1D | 1E | 1F | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 |                    |
| FOURTH LINE | 54 | 55 | 56 | 57 | 58 | 59 | 5A | 5B | 5C | 5D | 5E | 5F | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 |                    |

# ALPHANUMERIC DOT MATRIX MODULES

## INSTRUCTION SET

| INSTRUCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | CODE |     |     |     |     |     |     |     |     |     | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | TYPICAL EXECUTION TIME                                                        |        |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------|--------|
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | RS   | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                               |        |
| Clear display                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 1   | Clears display and returns the cursor to home position (Address 0). Sets I/D=1 of Entry Mode.                                                                                                                                                                                                                                                                                                                                                                                           | 1.64 ms                                                                       |        |
| Return home                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 1   | ●   | Return the cursor to the home position (Address 0). Also returns the display being shifted to the original position. DD RAM contents remain unchanged. Set DD RAM addresses to zero.                                                                                                                                                                                                                                                                                                    | 1.64 ms                                                                       |        |
| Entry mode set                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 1   | I/D | S   | Set the cursor move direction and specifies or not to shift the display. These operations are performed during data write and read of DD RAM/CG RAM. FOR NORMAL OPERATION, SET S TO 0                                                                                                                                                                                                                                                                                                   | 40 مرس                                                                        |        |
| Display ON/Off control                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0    | 0   | 0   | 0   | 0   | 0   | 1   | D   | C   | B   | Sets ON/OFF all display (D), cursor ON/OFF (C), and blink of cursor position character (B).                                                                                                                                                                                                                                                                                                                                                                                             | 40 مرس                                                                        |        |
| Cursor or display shift                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 0    | 0   | 0   | 0   | 0   | 1   | S/C | R/L | ●   | ●   | Moves the cursor and shifts the display without changing DD RAM contents.                                                                                                                                                                                                                                                                                                                                                                                                               | 40 مرس                                                                        |        |
| Function set                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 0    | 0   | 0   | 0   | 1   | DL  | N   | F   | ●   | ●   | Sets interface data length (DL) number of display lines (N) and character font (F).                                                                                                                                                                                                                                                                                                                                                                                                     | 40 مرس                                                                        |        |
| Set the CG RAM address                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0    | 0   | 0   | 1   | MSB |     |     | ACG |     |     | LSB                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Sets the CG RAM address. CG RAM data is sent and received after this setting. | 40 مرس |
| Set the DD RAM address                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0    | 0   | 1   | MSB |     |     | ADD |     |     | LSB | Sets the DD RAM address. DD RAM data is sent and received after this setting.                                                                                                                                                                                                                                                                                                                                                                                                           | 40 مرس                                                                        |        |
| Read busy flag & address                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 0    | 1   | BF  | MSB |     |     | AC  |     |     | LSB | Reads Busy flag (BF) indicating internal operation is being performed and reads address counter contents.                                                                                                                                                                                                                                                                                                                                                                               | 40 مرس                                                                        |        |
| Write data to CG or DD RAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | 1    | 0   | MSB |     |     |     |     |     |     | LSB | Writes data into DD RAM or CG RAM.                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 40 مرس                                                                        |        |
| Read data from CG or DD RAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 1    | 1   | MSB |     |     |     |     |     |     | LSB | Reads data from DD RAM or CG RAM.                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 40 مرس                                                                        |        |
| <p>S = 1: Accompanies display shift when data is written. for normal operation, set to 0<br/>                     I/D=1: Increment DL=1: 8 bits<br/>                     I/D=0: Decrement DL=0: 4 bits<br/>                     S/C=1: Display shift N = 1: 2 (1) line<br/>                     S/C=0: Cursor move N = 0: 1 line<br/>                     R/L=1: Shift to the right F = 1: 5x10 dots<br/>                     R/L=0: Shift to the left F = 0: 5x7 dots<br/>                     BF = 1: Internally operating<br/>                     BF = 0: Can accept instruction</p> |      |     |     |     |     |     |     |     |     |     | <p>DD RAM : Display data RAM<br/>                     CG RAM : Character generator RAM<br/>                     ACG : CG RAM address<br/>                     ADD : DD RAM address corresponds to cursor address<br/>                     AC : Address counter used for both DD and CG RAM address<br/>                     B : 1=ON 0=OFF (Blinking cursor)<br/>                     C : 1=ON 0=OFF (Cursor)<br/>                     D : 1=ON 0=OFF (Display)</p> <p>● Don't Care</p> |                                                                               |        |


## INITIALIZATION

The module automatically performed initialization when powered on (using internal reset circuit). The following instructions are executed during initialization :-

- CLEAR DISPLAY**  
The Busy Flag is kept in the Busy State (BF=1) unit initialization ends. The time is 15 ms.
- Function Set** ----- DL= 1: 8-bits long interface data  
N = 0: 1 Line display
- DISPLAY ON/OFF CONTROL**---- D = 0: Display OFF  
C = 0: Cursor OFF  
B = 0: Blink OFF
- ENTRY MODE SET** ----- I/D= 1 : +1(INCREMENT)  
S = 0 : NO SHIFT
- DD RAM IS SELECTED**

Power On Initialization depends on rise time of the supply when it is turned on. The following time relationship must be satisfied.

| ITEM                   | SYMBOL           | STANDARD TIME |     |     | UNIT |
|------------------------|------------------|---------------|-----|-----|------|
|                        |                  | MIN           | TYP | MAX |      |
| Power Supply Rise Time | t <sub>rcc</sub> | 0.1           | -   | 10  | ms   |



Power On Timing Diagram

### NOTE :

When the above power supply condition is not satisfied, the internal reset circuitry does not operate correctly. In this case, perform the needed initialization by sending function set instructions thrice from MPU after turning the power on. For example, to designate a 8-bits data length, send the following instructions thrice.

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   | 0   | 0   | 1   | 1   | ●   | ●   | ●   | ●   |
| 0  | 0   | 0   | 0   | 1   | 1   | ●   | ●   | ●   | ●   |
| 0  | 0   | 0   | 0   | 1   | 1   | ●   | ●   | ●   | ●   |

When this ends, the module enters 8-bits data length mode without fail. then enter 4-bits data length instruction for 4-bits data