Four Character 5.0 mm (0.20 inch) 5 x 7 Alphanumeric Displays

Technical Data

Features
- Integrated Shift Registers with Constant Current Drivers
- Compact Ceramic Package
- Wide Viewing Angle
- End Stackable Four Character Package
- TTL Compatible
- 5 x 7 LED Matrix Displays
- Full ASCII Set
- Categorized for Luminous Intensity
- HDSP-2301/2303 Categorized for Color

Applications
- Avionics
- Business Machines
- Medical Instruments
- Portable Data Entry Devices

Description
The HDSP-2301/-2302/-2303 series of displays are 5.0 mm (0.20 inch) 5 x 7 LED arrays for display of alphanumeric information. These devices are available in yellow, high efficiency red, and high performance green. Each four character cluster is contained in a 12 pin dual-in-line package. An on-board SIPO (Serial-In-Parallel-Out) 7-bit shift register associated with each digit controls constant current LED row drivers. Full character display is achieved by external column strobing.

Devices

<table>
<thead>
<tr>
<th></th>
<th>Yellow</th>
<th>High Efficiency Red</th>
<th>Green</th>
</tr>
</thead>
<tbody>
<tr>
<td>HDSP-2301</td>
<td>HDSP-2302</td>
<td>HDSP-2303</td>
<td></td>
</tr>
</tbody>
</table>
Absolute Maximum Ratings (HDSP-2301/-2302/-2303)

Supply Voltage, $V_{CC}$ to Ground ........................................... $-0.5\text{ V to } 6.0\text{ V}$
Inputs, Data Out and $V_B$ .................................................. $-0.5\text{ V to } V_{CC}$
Column Input Voltage, $V_{COL}$ ....................................... $-0.5\text{ V to } +6.0\text{ V}$
Free Air Operating Temperature Range, $T_A$ $^{[1,2]}$ .......... $-20^\circ\text{C to } +85^\circ\text{C}$
Storage Temperature Range, $T_S$ ................................ $-55^\circ\text{C to } +100^\circ\text{C}$
Maximum Allowable Package Dissipation at $T_A = 25^\circ\text{C}$ $^{[1,2,3]}$ 1.46 Watts
Maximum Solder Temperature 1.59 mm (0.63")
Below Seating Plane $t < 5 \text{ sec}$ ........................................... 260°C

Recommended Operating Conditions (HDSP-2301/-2302/-2303)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min.</th>
<th>Nom.</th>
<th>Max.</th>
<th>Units</th>
<th>Fig.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>$V_{CC}$</td>
<td>4.75</td>
<td>5.0</td>
<td>5.25</td>
<td>V</td>
<td>4</td>
</tr>
<tr>
<td>Data Out Current, Low State</td>
<td>$I_{OL}$</td>
<td>1.6</td>
<td></td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Data Out Current, High State</td>
<td>$I_{OH}$</td>
<td>0.5</td>
<td></td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Column Input Voltage, Column On HDSP-2301/-2302/-2303</td>
<td>$V_{COL}$</td>
<td>2.75</td>
<td>3.5</td>
<td></td>
<td>V</td>
<td>4</td>
</tr>
<tr>
<td>Setup Time</td>
<td>$t_{setup}$</td>
<td>70</td>
<td>45</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Hold Time</td>
<td>$t_{hold}$</td>
<td>30</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Width of Clock</td>
<td>$t_{W(Clock)}$</td>
<td>75</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Clock Frequency</td>
<td>$f_{clock}$</td>
<td>0</td>
<td></td>
<td>3</td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>Clock Transition Time</td>
<td>$t_{THL}$</td>
<td>200</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Free Air Operating Temperature Range $^{[1,2]}$</td>
<td>$T_A$</td>
<td>$-20$</td>
<td>$85$</td>
<td>$^\circ\text{C}$</td>
<td>2</td>
<td></td>
</tr>
</tbody>
</table>
# Electrical Characteristics over Operating Temperature Range

(Unless otherwise specified)

**Yellow HDSP-2301/High Efficiency Red HDSP-2302/High Performance Green HDSP-2303**

<table>
<thead>
<tr>
<th>Description</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min.</th>
<th>Typ.*</th>
<th>Max.</th>
<th>Units</th>
<th>Fig.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Current</td>
<td>ICC</td>
<td>$V_{CC} = 5.25 \text{ V}$</td>
<td>-</td>
<td>45</td>
<td>60</td>
<td>mA</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{CLOCK} = V_{DATA} = 2.4 \text{ V}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>All SR Stages = Logical 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_B = 0.4 \text{ V}$</td>
<td>73</td>
<td>95</td>
<td></td>
<td>mA</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_B = 2.4 \text{ V}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
<tr>
<td>Column Current at any Column Input</td>
<td>I_Col</td>
<td>$V_{CC} = 5.25 \text{ V}$</td>
<td>-</td>
<td>500</td>
<td></td>
<td>µA</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{COL} = 3.5 \text{ V}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>All SR Stages = Logical 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_B = 0.4 \text{ V}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_B = 2.4 \text{ V}$</td>
<td>380</td>
<td>520</td>
<td></td>
<td>mA</td>
<td>-</td>
</tr>
<tr>
<td>VB, Clock or Data Input</td>
<td>V_{IH}</td>
<td>$V_{CC} = V_{COL} = 4.75 \text{ V}$</td>
<td>2.0</td>
<td></td>
<td></td>
<td>V</td>
<td>-</td>
</tr>
<tr>
<td>Threshold High</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
<tr>
<td>VB, Clock or Data Input</td>
<td>V_{IL}</td>
<td>$V_{CC} = V_{COL} = 4.75 \text{ V}$</td>
<td>0.8</td>
<td></td>
<td></td>
<td>V</td>
<td>-</td>
</tr>
<tr>
<td>Threshold Low</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
<tr>
<td>Input Current</td>
<td>V_{IH}</td>
<td>$V_{CC} = 5.25 \text{ V}, V_{IH} = 2.4 \text{ V}$</td>
<td>20</td>
<td>80</td>
<td></td>
<td>µA</td>
<td>-</td>
</tr>
<tr>
<td>Logical 1</td>
<td>I_{IH}</td>
<td></td>
<td>10</td>
<td>40</td>
<td></td>
<td>µA</td>
<td>-</td>
</tr>
<tr>
<td>Data In</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
<tr>
<td>Input Current</td>
<td>V_{IL}</td>
<td>$V_{CC} = 5.25 \text{ V}, V_{IL} = 0.4 \text{ V}$</td>
<td>-500</td>
<td>-800</td>
<td></td>
<td>µA</td>
<td>-</td>
</tr>
<tr>
<td>Logical 0</td>
<td>I_{IL}</td>
<td></td>
<td>-250</td>
<td>-400</td>
<td></td>
<td>µA</td>
<td>-</td>
</tr>
<tr>
<td>Data Out Voltage</td>
<td>V_{OH}</td>
<td>$V_{CC} = 4.75 \text{ V}, I_{OH} = -0.5 \text{ mA},$</td>
<td>2.4</td>
<td>3.4</td>
<td></td>
<td>V</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{COL} = 0 \text{ mA}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>V_{OL}</td>
<td>$V_{CC} = 4.75 \text{ V}, I_{OL} = 1.6 \text{ mA},$</td>
<td>0.2</td>
<td>0.4</td>
<td></td>
<td>V</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{COL} = 0 \text{ mA}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
<tr>
<td>Power Dissipation Per Package**</td>
<td>P_{D}</td>
<td>$V_{CC} = 5.0 \text{ V}, V_{COL} = 3.5 \text{ V},$</td>
<td>0.78</td>
<td></td>
<td></td>
<td>W</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>17.5% DF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>15 LEDs on per character,</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_B = 2.4 \text{ V}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
<tr>
<td>Thermal Resistance IC</td>
<td>R_{θJC}</td>
<td></td>
<td>25</td>
<td></td>
<td></td>
<td>°C/W/Device</td>
<td>2</td>
</tr>
<tr>
<td>Junction-to-Case</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
</tbody>
</table>

*All typical values specified at $V_{CC} = 5.0 \text{ V}$ and $T_A = 25^\circ \text{ C}$ unless otherwise noted.

**Power dissipation per package with four characters illuminated.

Notes:
1. Operation above 85°C ambient is possible provided the following conditions are met. The junction temperature should not exceed 125°C $T_J$ and the case temperature (as measured at pin 1 or the back of the display) should not exceed 100°C $T_C$.
2. The HDSP-2301/-2302/-2303 should be derated linearly above 37°C at 16.7 mW/°C. This derating is based on a device mounted in a socket having a thermal resistance from case to ambient at 35°C/W per device. See Figure 2 for power deratings based on a lower thermal resistance.
3. Maximum allowable dissipation is derived from $V_{CC} = 5.25 \text{ V}, V_B = 2.4 \text{ V}, V_{COL} = 3.5 \text{ V}$ 20 LEDs on per character, 20% DF.
### Optical Characteristics

#### Yellow HDSP-2301

<table>
<thead>
<tr>
<th>Description</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min.</th>
<th>Typ.*</th>
<th>Max.</th>
<th>Units</th>
<th>Fig.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak Luminous Intensity per LED[^4,^8]</td>
<td>$I_v\text{Peak}$</td>
<td>$V_{CC} = 5.0 \text{ V}, V_{COL} = 3.5 \text{ V}$ $T_i = 25^\circ C[^6], V_B = 2.4 \text{ V}$</td>
<td>650</td>
<td>1140</td>
<td>µcd</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>(Character Average)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peak Wavelength</td>
<td>$\lambda_{\text{PEAK}}$</td>
<td></td>
<td>583</td>
<td></td>
<td>nm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dominant Wavelength[^5,^7]</td>
<td>$\lambda_d$</td>
<td></td>
<td>585</td>
<td></td>
<td>nm</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### High Efficiency Red HDSP-2302

<table>
<thead>
<tr>
<th>Description</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min.</th>
<th>Typ.*</th>
<th>Max.</th>
<th>Units</th>
<th>Fig.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak Luminous Intensity per LED[^4,^8]</td>
<td>$I_v\text{Peak}$</td>
<td>$V_{CC} = 5.0 \text{ V}, V_{COL} = 3.5 \text{ V}$ $T_i = 25^\circ C[^6], V_B = 2.4 \text{ V}$</td>
<td>650</td>
<td>1430</td>
<td>µcd</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>(Character Average)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peak Wavelength</td>
<td>$\lambda_{\text{PEAK}}$</td>
<td></td>
<td>635</td>
<td></td>
<td>nm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dominant Wavelength[^7]</td>
<td>$\lambda_d$</td>
<td></td>
<td>626</td>
<td></td>
<td>nm</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### High Performance Green HDSP-2303

<table>
<thead>
<tr>
<th>Description</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min.</th>
<th>Typ.*</th>
<th>Max.</th>
<th>Units</th>
<th>Fig.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak Luminous Intensity per LED[^4,^8]</td>
<td>$I_v\text{Peak}$</td>
<td>$V_{CC} = 5.0 \text{ V}, V_{COL} = 3.5 \text{ V}$ $T_i = 25^\circ C[^6], V_B = 2.4 \text{ V}$</td>
<td>1280</td>
<td>2410</td>
<td>µcd</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>(Character Average)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peak Wavelength</td>
<td>$\lambda_{\text{PEAK}}$</td>
<td></td>
<td>568</td>
<td></td>
<td>nm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dominant Wavelength[^5,^7]</td>
<td>$\lambda_d$</td>
<td></td>
<td>574</td>
<td></td>
<td>nm</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*All typical values specified at $V_{CC} = 5.0 \text{ V}$ and $T_A = 25^\circ C$ unless otherwise noted.

**Power dissipation per package with four characters illuminated.

Notes:

4. The characters are categorized for luminous intensity with the intensity category designated by a letter code on the bottom of the package.
5. The HDSP-2301/-2303 are categorized for color with the color category designated by a number code on the bottom of the package.
6. $T_i$ refers to the initial case temperature of the device immediately prior to the light measurement.
7. Dominant wavelength $\lambda_d$, is derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device.
8. The luminous sterance of the LED may be calculated using the following relationships:
   - $L_v (\text{cd/m}^2) = I_v (\text{Candela})/A (\text{Metre})^2$
   - $L_v (\text{Footlamberts}) = \pi I_v (\text{Candela})/A (\text{Foot})^2$
   - $A = 5.3 \times 10^{-6} \text{ M}^2 = 5.8 \times 10^{-7} (\text{Foot})^2$
Figure 1. Switching Characteristics HDSP-2301/-2302/-2303 (T_A = –20°C to +85°C).

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITION</th>
<th>MIN.</th>
<th>TYP.</th>
<th>MAX.</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>f_CLOCK</td>
<td></td>
<td>3 MHz</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{PLH, PHL} PROGATION DELAY CCLK TO DATA OUT</td>
<td>C_L = 15 pF</td>
<td>R_L = 2.4 KΩ</td>
<td>125</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

HDSP-2301/-2302/-2303

Figure 2. Maximum Allowable Power Dissipation vs. Temperature.

Figure 3. Relative Luminous Intensity vs. Temperature.

Figure 4. Peak Column Current vs. Column Voltage.
Electrical Description
The HDSP-230X series of four character alphanumeric displays have been designed to allow the user maximum flexibility in interface electronics design. Each four character display module features Data In and Data Out terminals arrayed for easy PC board interconnection. Data Out represents the output of the 7th bit of digit number 4 shift register. Shift register clocking occurs on the high to low transition of the Clock input. The like columns of each character in a display cluster are tied to a single pin. Figure 5 is the block diagram for the displays. High true data in the shift register enables the output current mirror driver stage associated with each row of LEDs in the 5 x 7 diode array.

The TTL compatible Vᵦ input may either be tied to VᵦC for maximum display intensity or pulse width modulated to achieve intensity control and reduction in power consumption.

The normal mode of operation input data for digit 4, column 1,
Mechanical and Thermal Considerations

The HDSP-2301/-2302/-2303 displays have glass windows. A front panel contrast enhancement filter is desirable in most actual display applications. Some suggested filter materials are provided in Figure 6. Additional information on filtering and contrast enhancement can be found in Agilent Application Note 1015.

For more information on soldering and post-solder cleaning, please see Application Note 1027, Soldering LED Components.

The HDSP-2301/-2302/-2303 displays have glass windows. A front panel contrast enhancement filter is desirable in most actual display applications. Some suggested filter materials are provided in Figure 6. Additional information on filtering and contrast enhancement can be found in Agilent Application Note 1015.

For more information on soldering and post-solder cleaning, please see Application Note 1027, Soldering LED Components.

is loaded into the 7 on-board shift register locations 1 through 7. Column 1 data for digits 3, 2, and 1 is similarly shifted into the display shift register locations. The column 1 input is now enabled for an appropriate period of time, T. A similar process is repeated for columns 2, 3, 4, and 5. If the time necessary to decode and load data into the shift register is t, then with five columns, each column of the display is operating at a duty factor of:

\[
D.F. = \frac{T}{5 (t + T)}
\]

The time frame, \(t + T\), allotted to each column of the display is generally chosen to provide the maximum duty factor consistent with the minimum refresh rate necessary to achieve a flicker free display. For most strobed display systems, each column of the display should be refreshed (turned on) at a minimum rate of 100 times per second.

With columns to be addressed, this refresh rate then gives a value for the time \(t + T\) of:

\[
1/[5 \times (100)] = 2 \text{ msec}
\]

If the device is operated at 3.0 MHz clock rate maximum, it is possible to maintain \(t << T\). For short display strings, the duty factor will then approach 20%.

For further applications information, refer to Agilent Application Note 1016.
Using the HDSP-2000 Alphanumeric Display Family

Application Note 1016

Introduction
First introduced in 1975, the HDSP-2000 alphanumeric display has been designed into a variety of applications. The HDSP-2000 display was originally designed for commercial, industrial, instrumentation, and business equipment applications. However, the introduction of high efficiency red, yellow, and high performance green devices as well as several display sizes has opened up a multitude of new applications for the HDSP-2000 alphanumeric display family. The high efficiency red, yellow, and high performance green devices use gallium phosphide (GaP) LEDs. The GaP displays are readable in direct sunlight with proper contrast enhancement techniques. For this reason, the HDSP-2000 family displays have been designed into a variety of avionic and process control applications. The HDSP-2000 family displays are available in three character sizes of 3.8 mm (0.15”), 4.9 mm (0.19”), and 6.9 mm (0.27”) to allow the designer to optimize display compactness versus long distance readability. Versions of the HDSP-2000 family alphanumeric displays are available with a true hermetic package and an operating temperature range of -55°C to +85°C to allow designers to utilize the proven reliability of LED display technology in military and aerospace applications.

This note is intended to serve as a design and application guide for users of the HDSP-2000 family of alphanumeric display devices. The information presented will cover: the theory of the device design and operation; considerations for specific circuit designs; thermal management, power derating and heat sinking; intensity modulation techniques.

The HDSP-2000 family has been designed to provide a high resolution information display subsystem. Each character of the 4 character package consists of a 5 x 7 array of LEDs which can display a full range of alphabetic and numeric characters plus punctuation, mathematical and other special symbols. The HDSP-2000 family is available in four colors: red, high efficiency red, yellow, and high performance green.

The character height, character spacing, color and part number of each member of the HDSP-2000 family of displays is shown in Table 1. The overall package size is designed to allow end stacking of multiple clusters to form character strings of any desired length.

Electrical Description
The on-board electronics of the HDSP-2000 display family eliminates some of the classical difficulties associated with the use of alphanumeric displays. Traditionally, single digit LED dot matrix displays have been organized in an x-y addressable array requiring 12 interconnect pins per digit plus extensive row and column drive support electronics. All members of the HDSP-2000 display family provide on-board storage of decoded row data plus constant current sinking row drivers for each of the 28 rows in the 4 character display. This approach allows the user to address each display package through just 11 active interconnections vs. the 176 interconnections and 36 components required to effect a similar function using conventional LED matrices.

Figure 1 is a block diagram of the internal circuitry of the HDSP-2000 display. The device consists of four LED matrices and
Table 1. The HDSP-2000 Alphanumeric Display Family

<table>
<thead>
<tr>
<th>Device</th>
<th>Color</th>
<th>Character Height</th>
<th>Character Spacing</th>
<th>Operating Temperature</th>
</tr>
</thead>
<tbody>
<tr>
<td>HDSP-2000</td>
<td>Red</td>
<td>3.8 mm (0.15 in.)</td>
<td>4.5 mm (0.175 in.)</td>
<td>-20°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2001</td>
<td>Yellow</td>
<td>3.8 mm (0.15 in.)</td>
<td>4.5 mm (0.175 in.)</td>
<td>-20°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2002</td>
<td>High Efficiency Red</td>
<td>3.8 mm (0.15 in.)</td>
<td>4.5 mm (0.175 in.)</td>
<td>-20°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2003</td>
<td>High Performance Green</td>
<td>3.8 mm (0.15 in.)</td>
<td>4.5 mm (0.175 in.)</td>
<td>-20°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2300</td>
<td>Red</td>
<td>4.9 mm (0.192 in.)</td>
<td>5.0 mm (0.197 in.)</td>
<td>-20°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2301</td>
<td>Yellow</td>
<td>4.9 mm (0.192 in.)</td>
<td>5.0 mm (0.197 in.)</td>
<td>-20°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2302</td>
<td>High Efficiency Red</td>
<td>4.9 mm (0.192 in.)</td>
<td>5.0 mm (0.197 in.)</td>
<td>-20°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2303</td>
<td>High Performance Green</td>
<td>4.9 mm (0.192 in.)</td>
<td>5.0 mm (0.197 in.)</td>
<td>-20°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2490</td>
<td>Red</td>
<td>6.9 mm (0.27 in.)</td>
<td>8.9 mm (0.35 in.)</td>
<td>-20°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2491</td>
<td>Yellow</td>
<td>6.9 mm (0.27 in.)</td>
<td>8.9 mm (0.35 in.)</td>
<td>-20°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2492</td>
<td>High Efficiency Red</td>
<td>6.9 mm (0.27 in.)</td>
<td>8.9 mm (0.35 in.)</td>
<td>-20°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2493</td>
<td>High Performance Green</td>
<td>6.9 mm (0.27 in.)</td>
<td>8.9 mm (0.35 in.)</td>
<td>-20°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2010</td>
<td>Red</td>
<td>3.8 mm (0.15 in.)</td>
<td>4.5 mm (0.175 in.)</td>
<td>-40°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2310</td>
<td>Red</td>
<td>4.9 mm (0.192 in.)</td>
<td>5.0 mm (0.197 in.)</td>
<td>-55°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2311</td>
<td>Yellow</td>
<td>4.9 mm (0.192 in.)</td>
<td>5.0 mm (0.197 in.)</td>
<td>-55°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2312</td>
<td>High Efficiency Red</td>
<td>4.9 mm (0.192 in.)</td>
<td>5.0 mm (0.197 in.)</td>
<td>-55°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2450</td>
<td>Red</td>
<td>6.9 mm (0.27 in.)</td>
<td>8.9 mm (0.35 in.)</td>
<td>-55°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2451</td>
<td>Yellow</td>
<td>6.9 mm (0.27 in.)</td>
<td>8.9 mm (0.35 in.)</td>
<td>-55°C to +85°C</td>
</tr>
<tr>
<td>HDSP-2452</td>
<td>High Efficiency Red</td>
<td>6.9 mm (0.27 in.)</td>
<td>8.9 mm (0.35 in.)</td>
<td>-55°C to +85°C</td>
</tr>
</tbody>
</table>

Figure 1. Block Diagram
two 14-bit serial-in-parallel-out shift registers. The LED matrix for each character is a 5 x 7 diode array organized with the anodes of each column tied in common and the cathodes of each row tied in common. The 7 row cathode commons of each character are tied to the constant current sinking outputs of 7 successive stages of the shift register. The like columns of the 4 characters are tied together and brought to a single address pin (i.e., column 1 of all 4 characters is tied to pin 1, etc.). In this way, any diode in the four 5 x 7 matrices may be addressed by shifting data to the appropriate shift register location and applying a voltage to the appropriate column.

The serial-in-parallel-out (SIPO) shift register has a constant current sinking output associated with each shift register stage. This constant current output drives each LED at a nominal peak current of 12 to 14 mA peak. The output stage is a current mirror design with a nominal current gain of 10. A logical 1 loaded into each shift register bit will turn “ON” the corresponding LED diode provided that a logical 1 is applied to the Blanking Input, Vb. If VCOL is applied to the appropriate Column Input, the corresponding LED diode will be turned “ON”. Since the row drivers have a constant current output, the LED current will remain constant as long as the Column Input voltage exceeds 2.4 V for red and 2.75 V for high efficiency red, yellow, and high performance green devices.

Data is loaded serially into the shift register on the high to low transition of the Clock Input.

During the time that data is being loaded into the display, the column current must be disabled to minimize the generation of “current spikes” between VCC, the columns, and ground. The resulting power supply noise could induce noise on the Clock and Data Inputs. The column current can be disabled either by switching off the column drivers or by applying a logical 0 to the Blank Input.

The Data Output terminal is a TTL buffer interface to the 28th bit of the shift register (i.e., the 7th row of character 4 in each package) The Data Output is arranged to directly interconnect to the Data Input on a succeeding 4 digit HDSP-2000 display package. The Data, Clock and Vb inputs are all buffered to allow direct interface to any TTL logic family.

Theory of Operation
Dot matrix alphanumeric display systems generally have a logical organization which prescribes that any character be generated as a combination of several subsets of data. In a 5 x 7 matrix, this could be either 5 subsets of 7 bits each or 7 subsets of 5 bits each. This technique is utilized to reduce from 35 to 5 or 7 the number of outputs required from the character generator. In order to display a complete character, these subsets of data are then presented sequentially to the appropriate locations of the display matrix. If this process is repeated at a rate which insures that each of the appropriate matrix locations is reenergized a minimum of 100 times per second, the eye will perceive a continuous image of the entire character. The apparent intensity of each of the display elements will be equal to the intensity of that element during the “ON” period multiplied by the ratio of “ON” time to refresh period. This ratio is referred to as the display duty factor, and the technique is referred to as “strobing”. In the case of HDSP-2000, each character is made up of 5 subsets of 7 bits. For a four character display, 28 bits representing the first subset of each of the four characters are loaded serially into the on-board SIPO shift register and the first column is then energized for a period of time, T. This process is then repeated for columns 2 through 5. If the time required to load the 28 bits into the SIPO shift register is t, then the duty factor is:

$$D.F. = \frac{T}{5(t + T)}; \quad (1)$$

the term 5(t + T) is then the refresh period. For satisfactory display, the refresh period should be:

$$\frac{1}{5(t + T)} \geq 100 \text{ Hz} \quad (2)$$

or conversely

$$5(t + T) \leq 10 \text{ m sec}, \quad (3)$$

which gives

$$(t + T) \leq 2 \text{ m sec}. \quad (4)$$

The time averaged luminous intensity of the display can be varied continuously over a range greater than 1000 to 1 by turning off or blanking the display before loading new data into the SIPO shift register. If the time that the display is blanked is TB, then the duty factor of the display becomes:
Drive Circuit Concepts

A practical display system utilizing the HDSP-2000 family of displays requires interfacing with a character generator, refresh memory and some timing circuitry. A block diagram of such a display system is depicted in Figure 2. This circuit provides for ASCII data storage and decoding and properly refreshes the display at a 100 Hz refresh rate. In this figure, the display length is shown as \( N \) characters with the leftmost display character labeled as character 1 and the rightmost character of the display labeled as character \( N \). The refreshing of the display is accomplished by a series of counters.

The \( \div N \) counter sequentially accesses \( N \) coded information symbols from the \( N \times 7 \) RAM. Note that for the normal configuration of the HDSP-2000 displays, character 1 is the leftmost character, character 4 is the rightmost character and shift register cascades from left to right. Thus, the symbol corresponding to character \( N \) is decoded first, then the symbol corresponding to character \( (N-1) \), and the symbol corresponding to character 1 is decoded last.

Each coded information symbol is read from the \( N \times 7 \) RAM and decoded by a \( 5 \times 7 \) decoder. The decoder can be selected to decode ASCII, EBDIC, or any customized character font. In this example, the ASCII decoder is organized as \( 128 \times 7 \) words of 5 bits each. The ASCII symbol and row select information is applied to the decoder and the decoder outputs information for all 5 columns for the selected row and symbol.

The \( \div 7 \) counter sequentially accesses all seven rows of each ASCII symbol. Note that row 7 must be decoded first, then row 6, and row 1 is decoded last. The \( \div M \) counter is used to periodically load new serial data into the HDSP-2000 display. During one count, the display clock is enabled and \( 7N \) bits of serial data are loaded into the display. During the remaining \( (M-1) \) counts, this data is displayed. Thus the duty factor for the circuit in Figure 2 is

\[
D.F. = \frac{T}{5(t+T+T_B)}
\]

where

\[
(t+T+T_B) \leq 2 \text{ m sec.}
\]

### Figure 2. CKT Block Diagram
transistors. Note that the display is blanked via the Vg input and also that the column driver transistors are turned off during the time that new data is being loaded into the HDSP-2000 display string. This will eliminate any high current transients between the column inputs and ground during the data shifting operation.

Since data is loaded for all of the like columns in the display string and these columns are then enabled simultaneously, only five column switch transistors are required regardless of the number of characters in the string. The column switch transistors should be selected to handle 105 to 130 mA per character in the display string. The collector emitter saturation voltage characteristics and column voltage supply should be chosen to provide $2.4 \leq V_{COL} \leq V_{CC}$ for the standard red displays and $2.75 \leq V_{COL} \leq V_{CC}$ for the high efficiency red, yellow, and high performance green displays. To save on power supply costs and improve efficiency, this supply may be a fullwave rectified unregulated DC voltage as long as the PEAK value does not exceed the value of $V_{CC}$ and the minimum value does not drop below 2.4 V or 2.75 V depending on display color.

Figures 13 and 16 show practical implementations of the block diagram shown in Figure 2. In those circuits, the display is mounted upside down, so that pin 1 is in the upper right hand corner. With this technique, data is loaded into display character N and data shifts from right to left as new data is loaded. The first bit loaded into the display would be row 1, character 1, then row 2, etc., and the last bit loaded would be row 7 of character N. This allows the $\div 7$, $\div N$ and $\div M$ counters to be implemented as up counters instead of down counters. Since the display is upside down, column 5 of the display appears to be column 1 and column 4 of the display appears to be column 2. Thus, column 1 data for the display must be loaded into the display and column 5 must subsequently be enabled. This is accomplished by reversing the outputs of the 5 x 7 decoder. The D0, D1, D2, D3, and D4 outputs of the MCM6674 decoder output column 5, column 4, column 3, column 2, and column 1 information.

### Interfacing the HDSP-2000 Display to Microprocessors

Because of the complexity of dealing with alphanumeric information, a microprocessor based system is typically used in conjunction with the HDSP-2000 family displays. Depending upon overall systems configuration, microprocessor time available to dedicate to display support, and the type of information to be displayed, one may choose several different partitioning schemes to drive such a display.

Figure 3 shows four different techniques to interface the HDSP-200 family displays to microprocessor systems:

1. The REFRESH CONTROLLER interrupts the microprocessor at a 500 Hz rate to request refresh data for the display.

2. The DECODED DATA CONTROLLER accepts 5 x 7 matrix data from the microprocessor and then automatically refreshes the display with the same information until new data is supplied by the microprocessor.

3. The CODED DATA CONTROLLER accepts ASCII data and interfaces like a RAM to the microprocessor.

4. The DISPLAY PROCESSOR CONTROLLER (HDSP-247X series) employs a dedicated single chip microprocessor as a data display/controlkeyboard interface which has many of the features of a complete terminal.

The interface techniques depicted are specifically for the 8080A or 6800 microprocessor families. Extension of these techniques to other processors should be a relatively simple software chore with little or no hardware changes required.

The choice of a particular interface is an important consideration because it affects the design of the entire microprocessor system. The REFRESH CONTROLLER provides the lowest cost interface because it uses the microprocessor to provide ASCII decoding and display strobing. Because the ASCII decoder is located within the microprocessor system, the designer has total control over the display font within the program. This feature is particularly important when the system will be used to display different languages and special graphic symbols. However, the REFRESH CONTROLLER requires a significant amount of microprocessor time. Furthermore, while the interrupt allows the refresh program to operate asynchronously from the main program, this technique
limits some of the software techniques that can be used in the main program.

The DECODED DATA CONTROLLER requires microprocessor interaction only when the display message is changed. Like the REFRESH CONTROLLER, the ASCII decoder is located within the microprocessor program. However, the time required to decode the ASCII string and store the resulting 5 x 7 display data into the interface requires several milliseconds of microprocessor time.

The CODED DATA CONTROLLER also requires interaction from the microprocessor system only when the display message is changed. Because the ASCII decoder is located within the display interface, the microprocessor requires much less time to load a new message into the display.

The DISPLAY PROCESSOR CONTROLLER, the HDSP-247X series, is the most powerful interface. The software within the DISPLAY PROCESSOR CONTROLLER further reduces the host microprocessor interaction by providing more powerful left and right data entry modes compared to the RAM entry mode of the DECODED DATA and CODED DATA CONTROLLERS. The DISPLAY PROCESSOR CONTROLLER can also provide features such as a Blinking Cursor, Editing Commands, and a Data Out function. One version of the DISPLAY PROCESSOR CONTROLLER allows the user to provide a custom ASCII decoder for applications needing a special character font.

Figure 3. Four Different Techniques to Interface the HDSP-2000 Alphanumeric Display to a Microprocessor System
Figure 4. 6800 or 8080A Microprocessor Interface to the HDSP-2000 REFRESH CONTROLLER
**Refresh Controller**

The REFRESH CONTROLLER circuit depicted in Figure 4 operates by interrupting the microprocessor every two milliseconds to request a new block of display data and column select data. Display data is loaded from the data bus into the serial input of the HDSP-2000 via a 74165 parallel in, serial out shift register. The 74LS293 counter and associated gates insure that only seven clock pulses are delivered to the shift register and the HDSP-2000 for each word loaded. Column Select data is loaded into a 74174 latch which, in turn, drives the column switch transistors. The circuit timing relative to the microprocessor clock and I/O is depicted in Figure 5.

The 6800 software necessary to support this interface is divided into two separate subroutines, "RFRSH" and "LOAD" (Figure 6). This approach is desirable to minimize microprocessor involvement during display refresh. The subroutine "RFRSH" loads a new set of decoded display data from the microprocessor scratchpad memory into the interface at each interrupt request. The subroutine "LOAD" is utilized to decode a string of 32 ASCII characters into 5 x 7 formatted display data and store this data in the scratchpad memory used by "RFRSH".

Figures 7 and 8 depict two different software routines for interfacing the REFRESH CONTROLLER to an 8080A microprocessor. The two subroutines shown in Figure 7 are functional replacements for the 6800 program shown in Figure 6. The programs shown in Figures 6 and 7 require a 5N byte scratchpad memory where N is the display length. The routine in Figure 8 eliminates this scratchpad memory by decoding and loading data each time a new interrupt request is received.

Because the microprocessor system is interrupted every 2 ms, proper software design is especially important for the REFRESH CONTROLLER. The use of the scratchpad memory significantly reduces the time required to refresh the display. The fastest program, shown in Figure 6, uses in-line code to access data from the buffer and output it to the display. This program requires 3.7% + .50N% of the available microprocessor time for a 1 MHz clock. The program shown in Figure 7 is similar to the one shown in Figure 6, except that it uses a program...
loop instead of the in-line code. This program uses 5.4% + .93N% of the microprocessor time for a 2 MHz clock. These programs utilize a subroutine “LOAD” which is called whenever the display message is changed. This subroutine executes in 10.2 ms and 7.5 ms respectively for Figure 6 and Figure 7. The program in Figure 8 uses 7.6% + 1.35N% of the microprocessor time for a 2 MHz clock. A 50% reduction in the previously described microprocessor times can be achieved by using faster versions of the 6800 and 8080A microprocessors.

The ASCII to 5 x 7 dot matrix decoder used by the programs in Figures 6, 7, and 8 is located within the microprocessor program. This decoder requires 640 bytes of storage to decode the 128 character ASCII set. The decoder used by these controllers is formatted so that the first 128 bytes contain column 1 information; the next 128 bytes contain column 2 information, etc. Each byte of this decoder is formatted such that D<sub>6</sub> through D<sub>0</sub> contain Row 7 through Row 1 display data respectively. The data is coded so that a HIGH bit will turn on the corresponding 5 x 7 display dot ON. This decoder table is shown in Figure 9. The resulting 5 x 7 dot matrix display font is shown in the HDSP-2471 data sheet.

**Decoded Data Controller**

The DECODED DATA CONTROLLER circuit schematic for a 32 character display is depicted in Figure 10. The circuit is specifically designed for interface to an 8080A microprocessor. This circuit is designed to accept and store in local memory all of the display data for a 32 character HDSP-2000 display (1120 bits). The microprocessor loads 160 bytes of display data into the two 1 K x 1 RAM’s via the 74165 parallel in, serial out shift register. Each byte of data represents one column of display data. The counter string automatically generates the proper address location for each serial bit of data after initialization by MEM W, the character address, and the desired column. Once the loading is complete, the counter sequentially loads and displays each column (224 bits) of data at a 90 Hz rate (2 MHz input clock rate). The timing for this circuit is shown in Figure 11. The software required to decode a 32 character ASCII string is shown in Figure 12. This program decodes the 32 ASCII characters into 160 bytes of display data which are then stored in the controller. The program requires about 6.6 ms, for a 2 MHz clock, to decode and load the message into the DECODED DATA CONTROLLER. This program also uses the same decoder table as shown in Figure 9.

**Coded Data Controller**

The CODED DATA CONTROLLER (Figure 13) is designed to accept ASCII coded data for storage in a local 128 x 8 RAM. After the microprocessor has loaded the RAM, local scanning circuitry controls the decoding of the ASCII, the display data loading, and the column select function. With minor modification, the circuit can be utilized for up to 128 display characters. The RAM used in this circuit is an MCM6810P with the Address and Data inputs isolated via 74LS367 tri-state buffers. This allows the RAM to be accessed either by the microprocessor or by the local electronics. The protocol is arranged such that the microprocessor always takes precedence over the local scanning electronics. The “Write” cycle timing for the CODED DATA CONTROLLER is depicted in Figure 14. This circuit, as with the DECODED DATA CONTROLLER, requires no microprocessor time once the local RAM has been loaded with the desired data.

The circuit shown in Figure 13 shows a CODED DATA CONTROLLER designed for a 32 character HDSP-2000 alphanumeric display. The key waveforms shown in Figure 15, labeled 1, 2, and 3, are shown to simplify the analysis of this circuit. Label 1 is the 1 MHz clock. Label 2 is the output of 7404 pin 2 which is the inverter Q<sub>D</sub> output of the 74197. Label 3 is the output of the 7404 pin 6 which is the ANDed output of Q<sub>B</sub>, Q<sub>C</sub>, and Q<sub>D</sub> of the 74393. The Motorola 6810 RAM stores 32 bytes of ASCII data which is continuously read, decoded, and displayed. The ASCII data from the RAM is decoded by the Motorola 6674 128 character ASCII decoder. The 6674 decoder has five column outputs which are gated to the Data Input of the display via a 74151 multiplexer. Strobing of the display is accomplished via the 74197, 74393, and 7490 counter string. The 74197 is connected as a divide by 8 counter that sequentially selects the seven rows within the 6674. As shown by waveform 2, the 74197 also enables seven clock cycles to be gated to the clock input of the display. The 74393 is a divide by 256 counter connected so that the five lowest order outputs select each of the 32 ASCII characters within the RAM. The three highest order outputs determine the relationship between load time and column on time. When Q<sub>B</sub> = 2Q<sub>C</sub> = 2Q<sub>D</sub> = 1 of the
74393, waveform (3) goes to a logical 1. The circuit then scans 32 characters from the RAM and serializes the column data by counting through each of the seven rows of the 6674 and gating the appropriate column of the display. During the seven counts when 2QB, 2QC, and 2QD of the 74393 are not equal to a logical 1, the column data is displayed, as shown in waveform (4). The duty factor of the display shown in Figure 13 is 17.5%.

Changing the display length to 64 characters is a simple modification. This configuration can be easily realized by disconnecting 2QB of the 74393 from the 7410 and connecting it through the remaining tri-state buffer on the 74LS367 and using the 6810 RAM to store 64 ASCII characters. By leaving only 2QC and 2QD attached to the 7410, the column on time of the display is reduced from 17.5% to 15%. This reduction is caused because the relationship between actual column on time and theoretical column on time is 3/4 as opposed to 7/8 for the 32 characters. Since the display length has been doubled, the drive transistors must be upgraded to handle the higher column currents.

To implement a 128 character display, several modifications are needed. These changes are incorporated into the circuit in Figure 16. First, the input clock frequency has been increased to 2 MHz. This has been done to maintain a refresh rate of approximately 100 Hz for each digit, thus providing a flicker-free display. This higher speed of operation causes propagation delay problems within the MCM6674 (NMOS) whose maximum access time is 350 ns. For this reason, the

<table>
<thead>
<tr>
<th>LOC</th>
<th>OBJECT</th>
<th>CODE</th>
<th>SOURCE STATEMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>BF 05</td>
<td>CDVR EQU $BF05</td>
<td></td>
<td></td>
</tr>
<tr>
<td>B1 04</td>
<td>RDVR EQU $BF04</td>
<td></td>
<td></td>
</tr>
<tr>
<td>06 00</td>
<td>DECDR EQU $0600</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0000</td>
<td>POINT RMB 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0002</td>
<td>COLMN RMB 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0003</td>
<td>COUNT RMB 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0005</td>
<td>AD ASCII FDB DATA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0007</td>
<td>DISPNT RMB 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0009</td>
<td>DCRPNT RMB 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>000B</td>
<td>COLCNT RMB 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>000C</td>
<td>DIGCNT RMB 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>000D</td>
<td>BUFFER RMB 160</td>
<td></td>
<td></td>
</tr>
<tr>
<td>00AD</td>
<td>DATA RMB 32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0400</td>
<td>RFRSH ORG 4000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0402</td>
<td>B7 BF 05 STA A E, CDVR</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0405</td>
<td>DE 00 LDX D, POINT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0407</td>
<td>A6 00 LOOPHH LDA A X, 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>040C</td>
<td>A6 01 LDA A X, I</td>
<td></td>
<td></td>
</tr>
<tr>
<td>040E</td>
<td>B7 BF 04 STA A E, RDVR</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04A2</td>
<td>A6 1F LDA A X, 31</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04A4</td>
<td>B7 BF 04 STA A E, RDVR</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04A9</td>
<td>96 02 LDA A D, COLMN</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04AB</td>
<td>81 EF CMP A I, $EF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04AE</td>
<td>27 10 BEQ LOOPB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04B0</td>
<td>D6 00 LDA B D, POINT +1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04B2</td>
<td>CB 20 ADD B I, 32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04B4</td>
<td>D7 00 STA B D, POINT +1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04B6</td>
<td>24 03 BCC LOOFA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04BB</td>
<td>7C 00 00 INC E, POINT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04BF</td>
<td>LOOPA SEC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04C0</td>
<td>CE 00 OD LDX D, COUNT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04C2</td>
<td>DF 00 STX D, COUNT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04C5</td>
<td>DE 03 LDX D, COUNT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04C7</td>
<td>9F 00 ROL E, COLMN</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04C9</td>
<td>DF 07 STX D, DISPNT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04CA</td>
<td>8E 00 LDA A I, $FE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04CA</td>
<td>86 FE LDA A I, 5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04CB</td>
<td>97 09 STA A D, DCRPNT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04DD</td>
<td>DD 00 LOOP I</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04DF</td>
<td>97 0C STA A D, DCRPNT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04E1</td>
<td>98 06 ADD A I, D, ASCII +1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04E3</td>
<td>24 03 LDX D, ASCII</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04E5</td>
<td>7C 00 00 LOOP2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04E8</td>
<td>97 06 LDX D, ASCII</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04EA</td>
<td>DE 05 LDX D, ASCII</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04EC</td>
<td>97 02 STA A D, COLMN</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04ED</td>
<td>9F 00 ROL E, COLMN</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04EE</td>
<td>6F 01 LDA A D, ASCII</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04F1</td>
<td>1B ABA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04F2</td>
<td>97 0A STA A D, DCRPNT +1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04F4</td>
<td>DD 09 LDX D, DCRPNT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04F6</td>
<td>A6 00 LDA A I, X, 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04F8</td>
<td>DE 07 LDX D, DISPNT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04FA</td>
<td>A7 00 STA A D, X, 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04FC</td>
<td>8F INC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04FD</td>
<td>DF 07 STX D, DISPNT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04FF</td>
<td>7A 00 0C DEC E, DIGCNT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0502</td>
<td>26 E6 BNE LOOP3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0504</td>
<td>CB 80 ADD B I, $B0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0506</td>
<td>24 03 BCC LOOFP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0508</td>
<td>7C 00 09 INC E, DCRPNT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>050B</td>
<td>7A 00 0B LOOP4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>050E</td>
<td>26 CD BNE LOOP1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0510</td>
<td>39 RTS</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 6. 6800 Microprocessor Program Utilizing a 160 Byte RAM Buffer that Interfaces to the REFRESH CONTROLLER

74393, waveform (3) goes to a logical 1. The circuit then scans 32 characters from the RAM and serializes the column data by counting through each of the seven rows of the 6674 and gating the appropriate column of the display. During the seven counts when 2QB, 2QC, and 2QD of the 74393 are not equal to a logical 1, the column data is displayed, as shown in waveform (4). The duty factor of the display shown in Figure 13 is 17.5%.

Changing the display length to 64 characters is a simple modification. This configuration can be easily realized by disconnecting 2QB of the 74393 from the 7410 and connecting it through the remaining tri-state buffer on the 74LS367 and using the 6810 RAM to store 64 ASCII characters. By leaving only 2QC and 2QD attached to the 7410, the column on time of the display is reduced from 17.5% to 15%. This reduction is caused because the relationship between actual column on time and theoretical column on time is 3/4 as opposed to 7/8 for the 32 characters. Since the display length has been doubled, the drive transistors must be upgraded to handle the higher column currents.

To implement a 128 character display, several modifications are needed. These changes are incorporated into the circuit in Figure 16. First, the input clock frequency has been increased to 2 MHz. This has been done to maintain a refresh rate of approximately 100 Hz for each digit, thus providing a flicker-free display. This higher speed of operation causes propagation delay problems within the MCM6674 (NMOS) whose maximum access time is 350 ns. For this reason, the
Figure 6. 6800 Microprocessor Program Utilizing a 160 Byte RAM Buffer that Interfaces to the REFRESH CONTROLLER (cont.)
MCM6674 must be replaced by a faster Bipolar PROM. If this PROM is programmed with the code listed in Figure 17, it will decode a character font identical to the MCM6674. This same propagation delay problem is present with the MCM6810 RAM. Following worst case design procedures, the MCM68A10 1.5 MHz RAM should be used. To accommodate the additional address line made necessary by the display length expansion, the two 74LS367 tri-state buffers have been replaced with the 74LS244 octal version. Strobing of the display is accomplished using the 74197, 74393, and 7490 counter string. The 74197 is connected as a divide by 8 counter that sequentially selects the seven rows within the 8252708. The 74393 is a divide by 256 counter connected so that the seven lowest outputs select each of the 128 ASCII characters within the RAM. The previously unused input A/output QA of the 7490 has been used as an additional divide by 2 counter. Thus, when the highest output of the 74393, 2Q_D, and the QA output of the 7490 are NANDed through 7437, the basic relationship between load time and column on time is established. However, the external gating that has been added does affect the duty factor slightly. Although these additional gates increase the total package count by one, they perform the necessary function of ensuring that the column drivers are turned off before the clock is gated to the display. This prevents noise from being generated on the clock of the display and eliminates erroneous display data. The resultant duty factor is (23/32) (1/5) or 14.4%. Since the HDSP-2000 is rated at I_{col\text{max}} = 410 mA and

```
LOC   OBJCODE   SOURCE STATEMENTS
---   ------    ---------------------
0004  RDVR    EQU    0004H
0005  CDVR    EQU    0005H
E500  DECDR   EQU    0E500H
E000  05      E0      POINT   DW    BUFFER
E002  FE      FF      COLMN   DB    OFEH
E003  FF      FF      COUNT   DW    OFFFH
E005  00      FF      BUFFER  DS    160
E0A5  A7      E0      ASCII   DW    DATA
E0A7  00      FF      DATA    DS    32
E400  F5      RFRSH   PUSH    PSW
E401  E5      PUSH    B
E402  E5      PUSH    H
E403  2A      00      E0      LHLH    POINT
E406  06      20      MVI    B, 32
E408  3E      FF      MVI    A, OFFH
E40A  D3      05      OUT    CDVR
E40C  7E      LOOP    MOV    A, M
E40D  D3      04      OUT    RDVR
E40F  23      INX    H
E410  05      DCR    B
E411  C2      0C      E4      JNZ    LOOP
E414  3A      02      E0      OUT    CDVR
E417  D3      05      OUT    CDVR
E419  FE      EF      CPI    OFEH
E41B  CA      28      E4      JZ    FIRST
E41E  22      00      E0      SHLD   POINT
E421  07      RLC
E422  32      02      E0      STA    COLMN
E425  C3      3A      E4      JMP    END
E428  21      05      E0      FIRST   LXI    H, BUFFER
E42B  22      00      E0      SHLD   POINT
E42E  3E      FE      MVI    A, OFFH
E430  32      02      E0      STA    COLMN
E433  2A      03      E0      OUT    COUNT
E436  2B      DCH    H
E437  22      03      E0      SHLD   COUNT
E43A  EI      END    POP    H
E43B  C1      POP    B
E43C  F1      POP    PSW
E43D  C9      RET
E43E  11      24      E0      LOAD    LXI    D, BUFFER+31
E441  0E      20      MVI    C, 32
E443  2A      A5      E0      LOOP1   LHLH    ASCII
E446  7E      MOV    A, M
E447  23      INX    H
E448  22      A5      E0      SHLD   ASCII
E44B  26      E5      MVI    A, OFFH
E44D  6F      MOV    L, A
E44E  06      05      MVI    B, 5
E450  7E      LOOP2   MOV    A, M
E451  12      STAX   D
E452  7D      MOV    A, L
E453  C6      80      ADI    80H
E455  6F      MOV    L, A
E456  D2      5A      E4      JNC    LOOP3
E459  24      INR    H
E45A  7B      LOOP3   MOV    A, E
E45B  C6      20      ADI    32
E45D  5F      MOV    E, A
E45E  05      DCR    B
E45F  C2      50      E4      JNZ    LOOP2
E462  7B      MOV    A, E
E463  C6      5F      ADI    SFH
E465  5F      MOV    E, A
E466  0D      DCR    C
E467  C2      43      E4      JNZ    LOOP1
E46A  C9      RET
```

Figure 7. 8080A Microprocessor Program Utilizing a 160 Byte RAM Buffer that Interfaces to the REFRESH CONTROLLER
Figure 7. 8080A Microprocessor Program Utilizing a 160 Byte RAM Buffer that Interfaces to the REFRESH CONTROLLER (cont.)
Figure 8. 8080A Microprocessor Program that Decodes a 32 Character ASCII String Prior to Loading into the REFRESH CONTROLLER

```
ORG 0E000H
E000 07 E0 ASCII DW DATA
E002 FE COLMN DB 0FEH
E003 FF COUNT DW OFFFH
E005 00 E5 BASE DW DECDR
E007 00 DATA DS 32

ORG 0E400H
E400 F5 RFRSH PUSH PSW
E401 C5 PUSH B
E402 D5 PUSH D
E403 E5 PUSH H
E404 2A 05 E0 LHLD ASCII
E407 EB XCHG
E408 2A 00 E0 LHLD BASE
E40B 01 1F 00 LXI B, 31
E40E 09 DAD B
E410 0E 20 MVI C, 32
E412 3E FF MVI A, 0FFH
E414 D3 LOOP OUT CDVR
E416 78 MOV A, B
E417 86 ADD M
E418 5F MOV E, A
E419 1A LDAX D
E41A D3 05 E0 STA COLMN
E41C 68 MOV L, B
E41D 01 80 00 LXI B, 0080H
E420 09 DAD B
E422 3A 02 E0 LDA COLMN
E425 D3 05 OUT CDVR
E427 3E FF MVI A, 0FFH
E429 C4 3B E4 JMP END
E42C 07 RLC
E42D 32 02 E0 STA COLMN
E430 68 MOV L, B
E431 01 80 00 LXI B, 0080H
E434 09 DAD B
E435 22 05 E0 SHLD BASE
E438 C3 4D E4 JMP END
E43B 3E FE FIRST MVI A, 0FEH
E43D 32 02 E0 STA COLMN
E440 21 00 E5 LXI H, DECOR
E443 22 05 E0 SHLD BASE
E446 2A 03 E0 LHLD COUNT
E448 2B DCX H
E44A 22 03 E0 SHLD COUNT
E44D E1 END POP H
E44E D3 POP D
E44F C1 POP B
E450 F1 POP PSW
E451 C9 RET

ORG 0E400H
E400 F5 RFRSH PUSH PSW
E401 C5 PUSH B
E402 D5 PUSH D
E403 E5 PUSH H
E404 2A 05 E0 LHLD BASE
E407 EB XCHG
E408 2A 00 E0 LHLD ASCII
E40B 01 1F 00 LXI B, 31
E40E 09 DAD B
E410 0E 20 MVI C, 32
E412 3E FF MVI A, 0FFH
E414 D3 LOOP OUT CDVR
E416 78 MOV A, B
E417 86 ADD M
E418 5F MOV E, A
E419 1A LDAX D
E41A D3 05 E0 STA COLMN
E41C 68 MOV L, B
E41D 01 80 00 LXI B, 0080H
E420 09 DAD B
E422 3A 02 E0 LDA COLMN
E425 D3 05 OUT CDVR
E427 3E FF MVI A, 0FFH
E429 C4 3B E4 JMP END
E42C 07 RLC
E42D 32 02 E0 STA COLMN
E430 68 MOV L, B
E431 01 80 00 LXI B, 0080H
E434 09 DAD B
E435 22 05 E0 SHLD BASE
E438 C3 4D E4 JMP END
E43B 3E FE FIRST MVI A, 0FEH
E43D 32 02 E0 STA COLMN
E440 21 00 E5 LXI H, DECOR
E443 22 05 E0 SHLD BASE
E446 2A 03 E0 LHLD COUNT
E448 2B DCX H
E44A 22 03 E0 SHLD COUNT
E44D E1 END POP H
E44E D3 POP D
E44F C1 POP B
E450 F1 POP PSW
E451 C9 RET

DE ← BASE
LOAD DE WITH ADDRESS NEXT COLUMN TO BE DECODED IN DECODER ROM

HL ← ASCII + 31
LOAD HL WITH ADDRESS OF RIGHTMOST ASCII SYMBOL

C ← 32
READ ASCII SYMBOL INTO A

C ← (DE + A)
READ BYTE OF DECODED DATA FROM DECODER

A ← BASE
STORE BYTE OF DECODED DATA IN 74165

HL ← HL – 1
UPDATE HL WITH ADDRESS OF NEXT SYMBOL TO LEFT

C ← C – 1

YES
NO
(loops)

CDVR ← COLMN
TURN APPROPRIATE COLUMN DRIVER

C = 0?
YES

JUST REFRESHED COLUMN 5?
YES

COLUMN ← COLUMN + 1
UPDATE COLUMN FOR NEXT REFRESH CYCLE

COLUMN ← FE44
UPDATE COLUMN TO TURN ON COLUMN 1

BASE ← BASE + 80H
UPDATE BASE WITH ADDRESS OF NEXT COLUMN IN DECODER ROM

BASE ← DECDR
UPDATE BASE WITH ADDRESS OF COLUMN 1 DATA IN DECODER ROM

COUNT ← COUNT – 1
OPTIONAL 2 ms COUNTER

RESTORE MACHINE STATUS ON STACK

RETURN
```
there are 32 modules of four digits each, the transistors must source up to 32 times 410 mA or approximately 13 A. Darlington PNP power transistors (2N6285) with the proper resistors have been used to accomplish this task.

### Display Processor Controller

The previously mentioned interface techniques provide only for the display of ASCII coded data. Such important features as a blinking cursor, editing routines, and character addressing must be provided by other subroutines in the microprocessor software. The DISPLAY PROCESSOR CONTROLLER is a system which utilizes a dedicated 8048 single chip microprocessor to provide these important features. This controller, as depicted in Figure 18, is a series of printed circuit board subsystems available from

<table>
<thead>
<tr>
<th>Decoder Address for Fig. 7, 8, 12</th>
<th>Decoder Address for Fig. 6</th>
<th>HDSP-2471 ROM Address</th>
<th>Hexadecimal Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>E500</td>
<td>0600</td>
<td>080</td>
<td>08 30 45 7D 7D 38 7E 30 60 1E 3E 62 40 08 38 41 COLUMN1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>090</td>
<td>10 18 5E 78 38 38 30 38 3C 38 3C 38 08 20 12 48 01</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0A0</td>
<td>00 00 00 14 24 23 36 00 00 00 08 08 00 08 00 08 00 20</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0B0</td>
<td>3E 00 62 22 18 27 3C 01 36 06 00 00 00 14 41 06</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0C0</td>
<td>3E 7E 7F 7F 7F 7F 7F 3E 7F 00 20 7F 7F 7F 7F</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0D0</td>
<td>7F 7E 7F 26 01 3F 07 7F 63 03 61 00 02 41 04 40</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0E0</td>
<td>00 38 7F 38 38 38 08 08 7F 00 20 00 00 78 7C 38</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0F0</td>
<td>7C 18 00 48 04 3C 1C 3C 44 04 44 00 00 08 08 2A</td>
</tr>
<tr>
<td>E580</td>
<td>0680</td>
<td>100</td>
<td>1C 48 29 09 09 44 01 4A 50 04 49 14 3C 7C 44 63 COLUMN2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>110</td>
<td>08 24 61 14 44 15 45 43 45 41 42 08 7E 19 7E 12</td>
</tr>
<tr>
<td></td>
<td></td>
<td>120</td>
<td>00 5F 03 7F 2A 13 49 08 00 41 2A 08 58 08 30 10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>130</td>
<td>51 42 51 41 14 45 4A 71 49 49 36 5B 08 14 22 01</td>
</tr>
<tr>
<td></td>
<td></td>
<td>140</td>
<td>41 09 49 41 41 49 09 41 08 41 40 08 40 02 04 41</td>
</tr>
<tr>
<td></td>
<td></td>
<td>150</td>
<td>09 41 09 49 01 40 18 20 14 04 51 00 04 41 02 40</td>
</tr>
<tr>
<td></td>
<td></td>
<td>160</td>
<td>07 44 48 44 44 54 7E 14 08 44 40 7F 41 04 08 44</td>
</tr>
<tr>
<td></td>
<td></td>
<td>170</td>
<td>14 24 7C 54 3E 40 20 40 28 64 08 00 41 04 55 55</td>
</tr>
<tr>
<td>E600</td>
<td>0700</td>
<td>180</td>
<td>1C 48 29 09 09 44 01 4A 50 04 49 14 3C 7C 44 63 COLUMN3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>190</td>
<td>78 7E 01 15 45 14 44 42 44 40 40 40 2A 02 15 49 7C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1A0</td>
<td>00 00 00 14 7F 08 56 07 3E 3E 1C 3E 3E 08 30 08</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1B0</td>
<td>49 7F 49 49 12 45 49 09 49 49 36 38 14 14 14 51</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1C0</td>
<td>5D 09 49 41 41 49 09 41 08 7F 40 14 40 0C 08 41</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1D0</td>
<td>09 51 19 49 7F 40 60 18 08 78 49 7F 08 7F 7F 40</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1E0</td>
<td>08 44 44 44 44 54 09 54 04 7D 44 10 7F 18 04 44</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1F0</td>
<td>24 14 08 54 44 44 40 40 30 10 30 54 36 77 36 08 2A</td>
</tr>
<tr>
<td>E680</td>
<td>0780</td>
<td>200</td>
<td>7F 40 29 21 05 38 2E 49 50 38 49 10 20 7C 3C 49 COLUMN4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>210</td>
<td>08 24 61 14 3C 15 3D 43 45 41 42 1C 02 12 41 12</td>
</tr>
<tr>
<td></td>
<td></td>
<td>220</td>
<td>00 00 03 7F 2A 64 20 00 41 00 2A 08 00 08 00 04</td>
</tr>
<tr>
<td></td>
<td></td>
<td>230</td>
<td>45 40 49 49 7F 45 49 05 49 29 00 00 22 14 08 09</td>
</tr>
<tr>
<td></td>
<td></td>
<td>240</td>
<td>55 09 49 41 41 49 09 41 08 41 40 22 40 02 10 41</td>
</tr>
<tr>
<td></td>
<td></td>
<td>250</td>
<td>09 21 29 49 01 40 18 20 14 04 45 41 10 00 02 40</td>
</tr>
<tr>
<td></td>
<td></td>
<td>260</td>
<td>00 3C 44 44 48 54 02 54 04 04 3D 28 40 04 04 44</td>
</tr>
<tr>
<td></td>
<td></td>
<td>270</td>
<td>24 7C 04 54 20 20 20 40 28 08 4C 41 00 08 10 55</td>
</tr>
<tr>
<td>E700</td>
<td>0800</td>
<td>280</td>
<td>00 30 45 7D 79 44 10 30 60 40 3E 60 1C 02 04 41 COLUMN5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>290</td>
<td>04 18 5E 78 40 78 40 3C 38 3C 38 38 08 02 00 42 01</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2A0</td>
<td>00 00 00 14 12 62 50 00 00 08 08 00 08 00 08 00 02</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2B0</td>
<td>3E 00 46 36 10 39 30 03 36 1E 00 00 41 14 06 00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2C0</td>
<td>1E 7E 36 22 3E 41 01 72 7F 00 3F 41 40 7F 7F 3E</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2D0</td>
<td>06 5E 46 32 01 3F 07 7F 63 03 43 41 20 00 04 40</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2E0</td>
<td>00 40 38 20 7F 08 00 3C 78 00 00 44 00 78 78 38</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2F0</td>
<td>18 40 04 20 00 7C 1C 3C 44 04 44 00 00 08 08 2A</td>
</tr>
</tbody>
</table>

---

Figure 9. 128 Character ASCII Decoder Table Used by the 6800 Refresh Program in Figure 6. 8080A Refresh Programs in Figures 7, 8, and 12, and the HDSP-2471 DISPLAY PROCESSOR CONTROLLER. Decoded 5x7 Display Font is shown in the HDSP-247X Data Sheet.
Figure 10. 8080A Microprocessor Interface to the HDSP-2000 DECODED DATA CONTROLLER
Agilent Technologies under the following part numbers:

**HDSP-2470** – Controller with 64 character ASCII to 5 x 7 decoder

**HDSP-2471** – Controller with 128 character universal ASCII to 5 x 7 decoder

**HDSP-2472** – Controller with socket for user supplied custom coded ROM/PROM/EPROM.

All of the controllers have the following features:

- Choice of character string length: 4 to 48 characters in increments of four characters
- Four modes of data entry
  - Left Entry
  - Right Entry
  - RAM Entry (≤ 32 characters only)
  - Block Entry

  - Flashing Cursor - Left Entry Only
  - Data Out (≤ 32 characters only)
  - Edit Functions
  - Clear
  - Display
  - Backspace
  - Right Entry
  - Forward Cursor
  - Insert
  - Delete

These controllers have been designed to eliminate the burden of data handling between keyboard, display, and microprocessor. The product data sheet describes the technical function of the controllers in detail.

Interfacing the controller to microprocessor systems depends on the needs of the particular application. Figure 19 depicts a latched interface from a master microprocessor to the HDSP-247X series of controllers. These interfaces are utilized to avoid having the master processor wait for the controller to accept data.

In sophisticated systems, it may be desirable to have the HDSP-247X controller handle all of the keyboard/display interface while the microprocessor reads edited messages from the controller DATA OUT port. This function can be achieved through the use of peripheral interface adapters (PIA) available from the microprocessor manufacturers. Figure 20 depicts a 6800 based system in which data may enter the display from either a keyboard or a microprocessor. This interface uses a 6821 PIA configured so that PB7 controls whether the microprocessor or keyboard enters data into the controller. The 6800 program is shown in Figure 21.

Subroutine "LOAD" uses CA1 and CA2 to provide a data entry handshake that allows the 6800 to load data into the controller as fast as the controller can accept it. After the prompting message has been loaded, the microprocessor turns the control of data entry over to the keyboard. A signal from the keyboard ("ER" in the example) sets a flag within the 6821.

Depending on how the 6821 is configured, the microprocessor...
Figure 12. 8080A Microprocessor Program that Decodes a 32 Character ASCII String Prior to Loading into the DECODED DATA CONTROLLER

LOAD

DE ← DISPL + FB
LOAD DE WITH ADDRESS OF DISPLAY CORRESPONDING TO COLUMN 1 LEFTMOST CHARACTER

C ← 32

HL ← ASCII
LOAD HL WITH ADDRESS OF LEFTMOST ASCII SYMBOL

A ← (HL)
READ ASCII SYMBOL INTO A

ASCII ← ASCII + 1
UPDATE ASCII WITH ADDRESS OF NEXT ASCII SYMBOL

HL ← DECR + A
LOAD HL WITH ADDRESS OF DECODER ROM CORRESPONDING TO COLUMN 1 OF DESIRED ASCII SYMBOL

B ← 5

A ← (HL)
READ BYTE OF DECODED DATA FROM DECODER ROM

(DE) ← A
STORE BYTE OF DECODED DATA IN DISPLAY

DE ← DE + 1
UPDATE DE WITH ADDRESS OF NEXT COLUMN IN DISPLAY

HL ← HL + 80
UPDATE HL WITH ADDRESS OF NEXT COLUMN IN DECODER ROM

B ← B - 1

B = 0?

NO

(LOOP 2)

YES

DE ← DE - 13
UPDATE DE WITH ADDRESS OF DISPLAY CORRESPONDING TO COLUMN 1 NEXT CHARACTER TO RIGHT

C ← C - 1

C = 0?

NO

(LOOP 1)

YES

RETURN
Figure 13. 8080A Microprocessor Interface to the 32 Character HDSP-2000 CODED DATA CONTROLLER

NOTE 1: φ IS MICROPROCESSOR CLOCK
NOTE 2: CS IS IORD ANDED WITH THE I/O ADDRESS OF THE DISPLAY

* DISPLAY IS OPERATED WITH PIN 1 IN THE UPPER RIGHT HAND CORNER
can either test the flag or allow the flag to automatically interrupt the microprocessor. Subroutine "READ" would then be used to read the DATA OUT outputs from the controller into the microprocessor system. The microprocessor uses the CB1 input of the 6821 PIA to determine when to read each of the 34 data output words into the system.

A similar PIA interface for the 8080A microprocessor is depicted in Figures 22 and 23. The HDSP-247X series of controllers are programmed to default to "Left Entry" mode for a 32 character string of displays. If some other entry mode or string length is desired, it is necessary to either load the appropriate control word from the microprocessor or to provide a control word during POWER ON RESET. The controller will read the DATA IN lines during RESET and interpret the contents as the control word. The circuit depicted in Figure 24 can be utilized to load any desired preprogrammed word into the HDSP247X controller, during power on.
Figure 16. 6800, 8080A, and Z-80 Interface to the 128 Character HDSP-2000 CODED DATA CONTROLLER

NOTE 1: φ IS MICROPROCESSOR CLOCK

NOTE 2: CS IS IORQ ANDED WITH THE I/O ADDRESS OF THE DISPLAY

* DISPLAY IS OPERATED WITH PIN 1 IN THE UPPER RIGHT HANDBOX CORNER
Display Power Dissipation

The HDSP-2000 combines a significant amount of logic and display capability in a very small package. As such, on-board power dissipation is relatively high and thermal design of the display mounting becomes an important consideration. The HDSP-2000 is designed to permit operation over a wide range of temperature and supply voltages. The design of a heat sink to maintain a junction temperature of less than 125°C for a multiple package system where every electrical input operates at maximum voltage and current would be difficult at best. However, in virtually all applications, the actual power dissipation is only a small fraction of the maximum power dissipation, since VCOL is less than 5.25 V, only a fraction of the 35 LEDs are on at any time, and the duty factor is never 20%. The calculation of power dissipation is important since the result is largely a function of external circuit parameters. The minimization of power dissipation will reduce the amount of heat sinking required for the displays. Furthermore, by the Arrhenius model, the display reliability is increased by 40% for a 10°C reduction in junction temperature. Thus, reduced power dissipation or better heat sinking can also increase the reliability of the display system.

Calculation of power dissipation in the HDSP-2000 display family can be made using the following formulas:

\[
P_D = P(ICC) + P(IREF) + P(ICOL)
\]

where

\[
P(ICC) = ICC_1 VCC (t + T)/ (t + T + TB) \quad (9)
\]

when VCC is applied continuously to the display

\[
P(IREF) = (ICC_2 - ICC_1) VCC (n/35) \quad (10)
\]

when VCC is turned off during the time TB

\[
P(ICOL) = ICOL VCOL (n/35) D.F. \quad (11)
\]

where

when VB is connected to VCC and VCC is applied continuously to display

\[
P(IREF) = 5 (ICC_2 - ICC_1) VCC (n/35) D.F. \quad (12)
\]

when VB is logical 0 during times t and TB

\[
P(IREF) = 5 (ICC_2 - ICC_1) VCC (n/35) D.F. \quad (13)
\]

when VB is logical 0 during times t and TB
where

\[ n = \text{average number of diodes illuminated per character} \]

D.F. = column on time from equation (1) or (5)

\[ I_{CC1} = I_{CC} (V_B = 0.4 \text{ V}) \]

\[ I_{CC2} = I_{CC} (V_B = 2.4 \text{ V}) \]

\( P(I_{CC}) \) is the power which is dissipated in the logic within the shift register. \( P(I_{REF}) \) is constant regardless of \( n \), or D.F. as long as voltage is applied to the VCC pin. However, for low D.F., \( I_{CC} \) can be switched off during the time the display is blanked. \( P(I_{COL}) \) is the power dissipated in the logic to drive the current mirror output. Thus, if the output of the shift register and the \( V_B \) input are both logical 1, \( P(I_{REF}) \) will be dissipated. \( P(I_{COL}) \) is the power dissipated within the LEDs and the constant current outputs during the time that \( V_{COL} \) is applied and the LEDs are on.

As can be seen from formulas (7) through (12) there are several techniques by which total power dissipation can be reduced:

- Reduce \( n \)
- Reduce \( V_{COL} \)
- Reduce D. F.
- Reduce \( V_{CC} \)
- Turn off \( V_{CC} \) when display is blanked

For most applications, \( n \leq 20 \) dots. For example, the HDSP-2470 character generator has 3 characters with 20 dots on (#, @, B), 1 character with 19 dots on (zero), and 6 characters with 18 dots on (A,D,E,M,R,W). With custom PROM programming these 4 symbols (#, @, B, zero) can be modified to reduce the total number of dots on to 18 or less. The average of all 36 alphabetic and numeric symbols is 14.7 dots on. The calculations assume that every character has the same number of illuminated dots. This assumption can overstate the maximum power dissipation if the application includes a fixed number of spaces in the display.

Above 2.4 V \( V_{COL} \) for standard red devices and 2.75 V \( V_{COL} \) for GaP devices, \( I_{COL} \) is nearly constant. While it is possible to operate the columns of the HDSP-2000 display using fullwave rectified unregulated DC, lower power dissipation can be achieved by using the regulated \( V_{CC} \) supply. Then, \( V_{COL} \) is equal to \( V_{CC} \) minus the collector to emitter saturation voltage across the column switching transistors. Since the minimum recommended \( V_{COL} \) is 2.4 V or 2.75 V, PNP Darlington transistors with a silicon diode in series with the emitter can be used to lower the power dissipation within the display.

The time averaged luminous intensity for the display is equal to the peak luminous intensity on the data sheet times D.F. Thus, reduction in D.F. will also reduce the time averaged luminous intensity as well as power dissipation. For most indoor applications, a D.F. of 10% for standard red and 5% for GaP displays will provide satisfactory luminous intensity. For example, the 40 character HDSP-2000 system has a D.F. of 11.6%. However, a D.F. of 17% or higher is recommended for sunlight viewable applications for the GaP displays.

The HDSP-2000 family of alphanumeric displays are specified for operation with a 5% tolerance 5 volt supply. A tighter tolerance supply will also reduce the power dissipation in the display.

\( I_{CC} \) can be switched off during the time the display is blanked. Thus, power would be applied to the display; the shift register would be loaded with information; the columns would be turned on; and then the column current, \( V_B \), and \( V_{CC} \) would be switched off until the next column refresh cycle. For low D.F., this can significantly reduce the power dissipation within the display. As D.F. increases, the display is blanked for a smaller portion of the refresh cycle and the power reduction is reduced. When the blanking time goes to zero, the power reduction also goes to zero.

For example, the maximum power dissipation for a four character HDSP-2000 display (\( n = 20 \), \( V_{COL} = 3.5 \text{ V} \), \( V_B = 2.4 \text{ V} \), D.F. = 17.5%, \( V_{CC} = 5.25 \text{ V} \)) can be calculated as shown below:

\[
P(I_{CC}) = (60 \text{ mA}) (5.25 \text{ V}) = 315 \text{ mW} \quad (13)
\]

\[
P(I_{REF}) = 5 (95 \text{ mA} - 60 \text{ mA}) (5.25 \text{ V}) (20/35) (0.175) = 92 \text{ mW} \quad (14)
\]

\[
P(I_{COL}) = 5 (410 \text{ mA}) (3.5 \text{ V}) (20/35) (0.175) = 718 \text{ mW} \quad (15)
\]

\[
P_D = P(I_{CC}) + P(I_{REF}) + P(I_{COL}) = 1125 \text{ mW} \quad (16)
\]
Figure 18. HDSP-2470/-2471/-2472 DISPLAY PROCESSOR CONTROLLER
Figure 19. Latched Interface to the HDSP-2470/-2471/-2472 DISPLAY PROCESSOR CONTROLLER

*CS IS A LOGICAL COMBINATION OF HIGH ORDER ADDRESS BITS THAT DISTINGUISH THE ADDRESS OF THE HDSP-2470/1/2 FROM THE REST OF THE MICROPROCESSOR SYSTEM.
Figure 20. 6800 Microprocessor Interface Utilizing a 6820 PIA for an HDSP-2470/-2471/-2472 Alphanumeric Terminal
* PORT CONFIGURATION:
  1. PORT A:
     * PA0-PA7 OUTPUTS TO DATA IN OF HDSP-247X
     * CA1 (INPUT) MODE 00 SET FLAG NEG EDGE OF READY
     * CA2 (OUTPUT) MODE 100 CLEARED MPU READ PRA, SET
     * NEG EDGE OF READY
  2. PORT B:
     * PB0-PB6 INPUTS TO DATA OUT OF HDSP-247X
     * CB1 (INPUT) MODE 00 SETS FLAG NEG EDGE OF DATA VALID
     * CB2 (INPUT) MODE 000 SETS FLAG NEG EDGE OF ER KEY
     * CB2 (INPUT) MODE 001 SETS FLAG NEG EDGE OF ER KEY
     * PB7 (OUTPUT) LOW ENABLES PA0-PA7 TO MUX
     * HIGH ENABLES KEYBOARD TO MUX

LOC OBJECT CODE SOURCE STATEMENT
8008 PRA EQU $8008
8009 DRA EQU $8008
800A CRA EQU $8009
800A PRB EQU $800A
800B CRB EQU $800B
8009 PRA EQU $8009
800A DRA EQU $800A
800B CRA EQU $800B
8010 PRB EQU $8010
8011 CRB EQU $8011

ORG $0000
0000 MESSAGE RMB 2

ORG $0100
0100 STATUS RMB 1
0101 CURSOR RMB 1
0102 DATA RMB 32

ORG $0400
0400 CE 0100 READ LDX I, STATUS
0403 B6 800A LOOP1 LDA A E, PRB CLEAR CB1 AND CB2
0406 5F CLRB B
0407 5C LOOP2 INC B
0408 B6 800B LDA A E, CRB
040A 2A FA BPL LOOP2 WAIT FOR DATA VALID
040C 0A CMP B I, 10
040E 5F CLR B
0410 5C LOOP3 INC B
0412 B6 800A LOOP3 LDA A E, PRB READ AND CLEAR CB1
0414 84 7F AND A I, 7F
0416 5A DEC B
0418 A7 00 STA A X, 0 STORE IN RAM
041A B6 800B LOOP4 LDA A E, CRB
041C 2A FB BPL LOOP4 WAIT FOR VALID
041E 0B INX
0420 5A DEC B
0422 26 F0 BNE LOOP3 READ DATA
0424 B6 800A LDA A E, PRB
0426 84 7F AND A I, 7F
0428 A7 00 STA A X, 0
042A 39 RTS

042B DE 00 LOAD LDX I, STATUS
042D A6 00 LOOP10 LDA A X, 0
042F 0B INX
0431 44 32 BPL LOOP10 WAIT FOR DATA RPM
0434 B7 800B STA A E, PRB CLEAR CA1 AND CA2
0436 7D 800B LOOP1 TST E, PRA CLEAR CA1 AND CA2
0438 B6 8009 LOOP11 LDA A E, CRA
043A 2A FB BPL LOOP11 WAIT
043C 20 EC BRA LOOP10
043E DF 00 ENDL STX D, MESSAGE
0440 39 RTS

ORG $0500
0500 7F 8009 START CLRE E, CRA
0503 7F 8008 CLRE E, CRB
0506 86 FF LDA A I, 5F
0508 B7 8008 STA A E, DRA
050B 86 24 LDA A I, 24
050D B7 8009 STA A E, CRA
0510 86 80 LDA A I, 80
0512 B7 800A STA A E, DRB
0515 86 04 LDA A I, 04
0517 B7 800B STA A E, CRB

* PROCEDURE TO LOAD HDSP-247X SYSTEM
051A OE CLR E, PRB DISABLE KEYBD FROM MUX
051B 7F 800A CLR E, CRB
051E 8D 042B JSR E, LOAD

* PROCEDURE TO READ DATA OUT OF HDSP-247X SYSTEM
0521 7D 800A TST E, PRB CLEAR CB1, CB2
0524 B6 80 LDA A I, 80
0526 B7 800A STA A E, PRB ENABLE KEYBD TO MUX
0529 86 0C LDA A I, 0C
052B B7 800B STA A E, CRB ENABLE IRQ
052E 0F SEI IRQ CAUSE JSR TO READ

Figure 21. 6800 Microprocessor Program that Interfaces to the Circuit shown in Figure 14.
Similarly, a typical power dissipation for a four character HDSP-2000 display ($n = 15$, $V_{\text{COL}} = 3.0$ V, D.F. = 17.5%, $V_{\text{CC}} = 5.00$ V) can be calculated as:

\[
P(I_{\text{CC}}) = (45 \text{ mA}) (5.00 \text{ V}) = 225 \text{ mW} \quad (17)
\]

\[
P(I_{\text{REF}}) = 5 \text{ (73 mA - 45 mA)} \quad (5.00 \text{ V}) (15/35) \quad (0.175) = 52 \text{ mW} \quad (18)
\]

\[
P(I_{\text{COL}}) = 5 \text{ (335 mA) (3.0 V)} \quad (15/35) (0.175) = 377 \text{ mW} \quad (19)
\]

\[
P_{\text{D}} = P(I_{\text{CC}}) + P(I_{\text{REF}}) + P(I_{\text{COL}}) = 654 \text{ mW} \quad (20)
\]

Some typical power dissipations for other values of $n$, $V_{\text{COL}}$, D.F., $V_{\text{CC}}$, are shown in Figure 25. Note that at a D.F. of 17.5%, which would be appropriate for a sunlight viewable application, the
Figure 23. 8080A Microprocessor Program that Interfaces to the Circuit shown in Figure 17.
maximum power dissipation can be reduced to under 1.0 W, while the typical power dissipation can be reduced to 0.60 W. In most indoor ambients, the D.F. can be reduced to 10% for standard red and 5% for GaP displays. Under these conditions the maximum power dissipation is 0.72 W or 0.52 W and the typical power dissipation is 0.43 W or 0.34 W. Thus, in power sensitive applications, GaP displays can be used to conserve power. Turning off VCC during the time the display is blanked can further reduce the power dissipation. In this manner the maximum power dissipation can be reduced .32 W and the typical power dissipation can be reduced to 0.20 W for the GaP displays.

Heat Sinking Considerations

For operation at the maximum temperature of 85°C, it is important that the following criteria be met:

a. $T_{PN} \leq 100°C$

where $T_{PN}$ = temperature of hottest pin

b. $T_J \leq 125°C$

The thermal resistance IC junction to case, $\Theta_{JC}$, or IC junction to pin, $\Theta_{JPIN}$, is shown in Table 2. Using these factors, it is possible to determine the required heat sink power dissipation capability and associated power derating through the following equations:

\[ T^* = \Theta_{PA} P_D + T_A \]  
\[ T_J = T^* + \Theta_{PA} P_D \]

where

* = Pin or Case

Table 2. Device Thermal Resistance

<table>
<thead>
<tr>
<th>Device</th>
<th>$\Theta_{JC}$</th>
<th>$\Theta_{JPIN}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>HDSP-2000 Series</td>
<td>20°C/W</td>
<td>25°C/W</td>
</tr>
<tr>
<td>HDSP-2300 Series</td>
<td>7.5°C/W</td>
<td>10°C/W</td>
</tr>
<tr>
<td>HDSP-2490 Series</td>
<td>7.5°C/W</td>
<td>13°C/W</td>
</tr>
</tbody>
</table>

For example, given $\Theta_{PIN,A}$ of 35°C/W an ambient temperature of 60°C, and the operating conditions shown in equations (13), (14), and (16) the $T_{PIN}$ and $T_J$ for the HDSP-2000 family can be calculated as shown below:

\[ T_{PIN} = (35°C/W) (1.12 W) + 60°C = 99°C \]  
\[ T_J = 99°C + (25°C/W) (1.12 W) = 99°C + 28°C = 127°C \] (24)

Heat sink design for the HDSP-2000 family of displays can be accomplished in a variety of ways. For single line applications, a maximum metalized printed circuit board such as shown in Figure 26 can be used. For example, the HDSP-2416/-2424/-2432/-2440 display boards consist of 16, 24, 32 or 40 characters of HDSP-2000 displays mounted on a maximum metalized printed circuit board. The HDSP-2432 printed circuit board is 2.3" x 6.4" and has a $\Theta_{PIN,A}$ of about 45°C/W per package for a 1/2 ounce copper clad printed circuit. These display boards are designed for free air operation of 55°C and operation to 70°C with forced air cooling of 150 fpm normal to the rear side of the board, for displays operating at a $P_D$ of 1.00 watt or less.

Heat Sink Design for Operation Above 70°C

A free air operating temperature of 85°C can be achieved by heat sinking the display. Figure 27 depicts a two part heat sink which can be assembled using two different extruded parts. In this design, the vertical fins promote heat transfer due to naturally induced convection. Care should be taken to insure a good thermal path between the two portions of the heat sink. To optimize power handling capability, the heat transfer contact area between the printed circuit board metallization and the heat sink should be maximized. A thermally conductive silicon rubber sheet can be used to insulate the printed circuit board. Heat sink assemblies similar to
<table>
<thead>
<tr>
<th>Assumptions Used in</th>
<th>Maximum Power Dissipation Operating Conditions (Unless otherwise specified)</th>
<th>Power Dissipation</th>
<th>Maximum Power Dissipation Operating Conditions (Unless otherwise specified)</th>
<th>Power Dissipation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$V_{CC} = 5.25, V$ $V_{COL} = 3.5, V$ $n = 20$ $D.F. = .175$ $V_B = \text{logical 0 during } t$ (and $T_B$) $T_B = 0$</td>
<td>1.12 W</td>
<td>$V_{CC} = 5.00, V$ $V_{COL} = 3.0, V$ $n = 15$ $D.F. = .175$ $V_B = \text{logical 0 during } t$ (and $T_B$) $T_B = 0$</td>
<td>.65 W</td>
</tr>
<tr>
<td>1. Reduce $n$</td>
<td>$n = 18$</td>
<td>1.04 W</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2. Reduce $n$ and $V_{COL}$</td>
<td>$n = 18$ $V_{COL} = 3.0, V$</td>
<td>.95 W</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3. Reduce $V_{COL}$</td>
<td>$V_{COL} = 3.0, V$</td>
<td>1.02 W</td>
<td>$V_{COL} = 2.4, V$</td>
<td>.58 W</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>$V_{COL} = 2.75, V$</td>
<td>.62 W</td>
</tr>
<tr>
<td>4. Reduce D.F.</td>
<td>$D.F. = .10$</td>
<td>.78 W</td>
<td>$D.F. = .10$</td>
<td>.47 W</td>
</tr>
<tr>
<td></td>
<td>$D.F. = .05$</td>
<td>.55 W</td>
<td>$D.F. = .05$</td>
<td>.35 W</td>
</tr>
<tr>
<td>5. Reduce $V_{COL}$ and D.F.</td>
<td>$V_{COL} = 3.0, V$ $D.F. = .10$</td>
<td>.72 W</td>
<td>$V_{COL} = 2.4, V$</td>
<td>.43 W</td>
</tr>
<tr>
<td></td>
<td>$V_{COL} = 3.0, V$ $D.F. = .05$</td>
<td>.52 W</td>
<td>$V_{COL} = 2.75, V$</td>
<td>.34 W</td>
</tr>
<tr>
<td>6. Reduce D.F. Turn-off $V_{CC}$ during $T_B$</td>
<td>$D.F. = .10$ $X = .625$</td>
<td>.66 W</td>
<td>$D.F. = .10$ $X = .625$</td>
<td>.39 W</td>
</tr>
<tr>
<td></td>
<td>$D.F. = .05$ $X = .375$</td>
<td>.45 W</td>
<td>$D.F. = .05$ $X = .375$</td>
<td>.21 W</td>
</tr>
<tr>
<td>7. Reduce $V_{COL}$ Reduce D.F., Turn-off $V_{CC}$ during $T_B$</td>
<td>$V_{COL} = 3.0, V$ $D.F. = .10$ $X = .625$</td>
<td>.60 W</td>
<td>$V_{COL} = 2.4, V$</td>
<td>.34 W</td>
</tr>
<tr>
<td></td>
<td>$V_{COL} = 3.0, V$ $D.F. = .05$ $X = .375$</td>
<td>.32 W</td>
<td>$V_{COL} = 2.75, V$</td>
<td>.20 W</td>
</tr>
</tbody>
</table>

where $X = \left( \frac{t + T}{t + T + T_B} \right)$

Figure 25. Maximum and Typical Power Dissipation for the HDSP-2000/1/2/3 and HDSP-2300 Alphanumeric Displays
the one shown in Figure 27 typically exhibit a thermal resistance, $\Theta_{PIN-A}$, of 14°C/W per package for a 32 character display.

Copper or aluminum bars mounted underneath the displays can also be used to heat sink the display assembly. Heat generated within the displays is conducted through the ceramic substrate into the bar. The ends of the bar are mounted to a heat sink or to a metal front panel. The bar can be insulated from the pins of the display and the printed circuit board with a thermally conductive silicone rubber sheet. Figure 28 shows a metal plate with slots milled in the plate for each row of displays such that each horizontal row of displays straddles a bar.

A thermal resistance model for this heat sinking technique is shown in Figure 29. This model assumes that all heat generated in the display is generated in the center of each display package and that the ends of the bar are connected to an ideal heat sink. Then the temperature rise of the centermost display in the bar can be calculated as shown below:

$$T_C = 4 \left( \frac{\Theta}{2} \right) P_D + 3\Theta P_D + 2\Theta P_D + \Theta P_D + T_A$$

$$= 8\Theta P_D + T_A \quad (25)$$

For display strings of an even number of $n$ displays, the case temperature of the centermost displays can be calculated as

$$T_C = \left( \frac{n^2}{8} \right) \Theta P_D + T_A \quad (26)$$
The effectiveness of this type of heatsink can be determined by calculating the thermal resistance of each section of bar under each display

\[ \Theta = \frac{L}{Ka} \]  

(27)

where

- \( L \) = length of bar under each display, mm
- \( K \) = thermal conductivity of bar, W/mm°C (0.3937 W/mm°C for copper)
- \( a \) = cross sectional area of bar, mm²

If the displays are mounted in a strip socket such as the Robinson Nugent SB-25-100-G socket, then the bar cross sectional area could be 6.35 mm (0.25") thick times the row-to-row pin spacing of the display minus 2.54 mm (.10"). Thus, \( \Theta \) can be calculated as shown below:

\[ \Theta = \frac{L}{Ka} \]

The \( T_C \) and \( T_J \) can be calculated for a 32 character HDSP-2000 display with a copper bar mounted under the row of displays for an ambient temperature of 85°C.
and the operating conditions shown in equations (13), (14), (15), and (16):

\[
T_C = 8 \left( 1.40 \degree C/W \right) + 85 \degree C = 98 \degree C \tag{31}
\]

Adding in the junction-to-case temperature rise as shown in equation (22), the \(T_J\) can be calculated as:

\[
T_J = 98 \degree C + (20 \degree C/W) (1.12 W) = 120 \degree C \tag{32}
\]

**Intensity Control**

An important consideration regarding display intensity is the control of the intensity with respect to the ambient lighting level. In dim ambients, a very bright display will produce very rapid viewer fatigue. Conversely, in bright ambient situations, a dim display will be difficult if not impossible to read and will also produce viewer fatigue and high error rates. For this reason, control of display intensity with respect to the environment ambient intensity is an important consideration. The HDSP-2000 family of displays is ideally suited for wide ranges of ambient lighting since the intensity of these displays can be varied over a very wide dynamic range. The propagation delay between the \(V_B\) input and the time that the LEDs turn on or off is under a microsecond, allowing dynamic variations of over 2000 to 1 in display luminous intensity at a 100 Hz refresh rate.

Figure 30 depicts a scheme which will automatically control display intensity over a range of 10 to 1 as a function of ambient intensity. This circuit utilizes a resettable monostable multivibrator which is triggered by the column enable pulse. The duration of the multivibrator output is controlled by a photoconductor. At the end of a column enable pulse, the multivibrator is reset to insure that column current is off prior to the initiation of a new display shift register loading sequence. The output of this circuit is used to modulate either the \(V_B\) inputs of the HDSP-2000 displays or the column enable input circuitry. For maximum reduction in display power, both inputs should be modulated.

In the circuit shown in Figure 30, the photocell may be replaced by a 50 KΩ potentiometer to allow manual control of display intensity.

Figure 31 shows a manually adjustable dimming circuit that provides a very wide range of display intensity. With a 100 Hz display refresh rate, a 4000 to 1 dynamic range of display intensity can be achieved. The Intersil ICM7555 timer is used as a retriggerable monostable multivibrator. The output of the timer is used to simultaneously pulse width modulate \(V_B\), the display column current, and the display supply current. Initially the 100 pF capacitor is held discharged by the timer. At the negative transition of the trigger input the timer would normally allow the capacitor to charge, however the 2N3906 transistor keeps the capacitor discharged until the trigger input goes high. As soon as the trigger input goes high, the capacitor is charged by a constant current source formed by the RCA CA3084 transistor array. As soon as the voltage across the capacitor reaches 2/3 \(V_{CC}\), the output of the timer goes low, and the timer discharges the capacitor.

Figure 31 also shows a circuit to switch \(V_{CC}\) of the displays off during the time that the display is blanked. When the 2N2219A transistor is off, the LM350 provides a regulated 3 A 5 V output. However, when the 2N2219A transistor is turned on, the output of the LM350 regulator is reduced to 1.2 V. This reduces \(I_{CC}\) to under 10 mA per display. Capacitive loading of the regulator should be minimized as much as possible to maximize the switching speed.
Figure 31. Wide Range Intensity Modulation Control and Power Switching of Display ICC to Conserve Power

The Intensity and Color Matching

The luminous intensity and dominant wavelength of LED displays can vary over a wide range. If there is too great a difference between the luminous intensity or dominant wavelength of adjacent characters in the display string, the display will appear objectionable to the viewer. To solve the problem, all HDSP-2000 displays are categorized for luminous intensity. The category of each display package is indicated by a letter preceding the date code on the package. When assembling display strings, all packages in the string should have the same intensity category. This will insure satisfactory intensity matching of the characters. All HDSP-2000 family displays are categorized in overlapping intensity categories. All characters of all packages designated to be within a given letter category will fall within an intensity ratio of less than 2:1. For dot matrix displays, a character-to-character intensity ratio of 2:1 is not generally discernible to the human eye.

Since the human eye is very sensitive to variations in dominant wavelength in the yellow and green region, all yellow and green HDSP-2000 family displays are also categorized for dominant wavelength. The dominant wavelength bin for each display package is indicated by a number code following the category letter code on the back of the package. The dominant wavelength bins are 3.5 nm wide for yellow and 4.0 nm wide for green. These dominant wavelength variations are generally not discernible by the human eye.
## Contrast Enhancement

Another important consideration for optimum display appearance and readability is the contrast between the display “ON” elements and the background. High contrast can be achieved by placing a filter over the display. The filter, if properly chosen, will transmit the luminance of the light emitting elements while attenuating the luminance of the background.

Filter choice is dependent upon the LED display package, ambient lighting conditions and the desired front panel appearance. For alphanumeric displays in indoor lighting ambients a plastic or glass wavelength filter can be used. In sunlight ambients a neutral density circular polarizer sandwiched between two pieces of optically coated glass is recommended. Figure 32 lists the filter materials recommended for each particular display color. For further information please see Application Note 1015 on Contrast Enhancement for LED Displays.

### Table: Contrast Enhancement Filters

<table>
<thead>
<tr>
<th>Display Color</th>
<th>Ambient Lighting</th>
<th>Ambient Lighting</th>
<th>Ambient Lighting</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Dim</td>
<td>Moderate</td>
<td>Bright</td>
</tr>
<tr>
<td>HDSP-2XX0 Standard Red</td>
<td>Homalite H100-1650 3M Panel Film R6510 Panelgraphic Dark Red 63 Ruby Red 60 Chequers Red 118 Rohm &amp; Haas 2423</td>
<td>Homalite H100-1266 Gray H100-1250 Gray H100-1230 Bronze Rohm &amp; Haas 2074 Gray 2370 Bronze</td>
<td></td>
</tr>
<tr>
<td>HDSP-2XX1 (Yellow)</td>
<td>Homalite H100-1726 H100-1720 3M Panel Film A5910 Panelgraphic Yellow 27 Amber 23 Chequers Amber 107</td>
<td>Polaroid HNCP37 3M Light Control Film N00220 Panelgraphic Gray 15 Gray 10 Chequers Gray 105</td>
<td></td>
</tr>
<tr>
<td>HDSP-2XX2 (HER)</td>
<td>Homalite H100-1670 3M Panel Film R6310 Panelgraphic Scarlet Red 65 Chequers Red 112</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HDSP-2XX3 (Agilent Green)</td>
<td>Homalite H100-1440 H100-1425 Panelgraphic Green 48 Chequers Green 107</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 32. Contrast Enhancement Filters